Return to mtpr.m CVS log

Up to [CSRG BSD Unix] / 41BSD / sys / h

Annotation of 41BSD/sys/h/mtpr.m, revision 1.1.1.1

1.1       root        1: #
                      2: #      mtpr.m  4.1     11/9/80
                      3: #
                      4: #
                      5: #      VAX processor register numbers
                      6: #
                      7:        .set    KSP,0           # kernel stack pointer
                      8:        .set    ESP,1           # exec stack pointer
                      9:        .set    SSP,2           # supervisor stack pointer
                     10:        .set    USP,3           # user stack pointer
                     11:        .set    ISP,4           # interrupt stack pointer
                     12:        .set    P0BR,8          # p0 base register
                     13:        .set    P0LR,9          # p0 length register
                     14:        .set    P1BR,10         # p1 base register
                     15:        .set    P1LR,11         # p1 length register
                     16:        .set    SBR,12          # system segment base register
                     17:        .set    SLR,13          # system segment length register
                     18:        .set    PCBB,16         # process control block base
                     19:        .set    SCBB,17         # system control block base
                     20:        .set    IPL,18          # interrupt priority level
                     21:        .set    ASTLVL,19       # async. system trap level
                     22:        .set    SIRR,20         # software interrupt request
                     23:        .set    SISR,21         # software interrupt summary
                     24:        .set    ICCS,24         # interval clock control
                     25:        .set    NICR,25         # next interval count
                     26:        .set    ICR,26          # interval count
                     27:        .set    TODR,27         # time of year (day)
                     28:        .set    RXCS,32         # console receiver control and status
                     29:        .set    RXDB,33         # console receiver data buffer
                     30:        .set    TXCS,34         # console transmitter control and status
                     31:        .set    TXDB,35         # console transmitter data buffer
                     32:        .set    MAPEN,56        # memory management enable
                     33:        .set    TBIA,57         # translation buffer invalidate all
                     34:        .set    TBIS,58         # translation buffer invalidate single
                     35:        .set    PMR,61          # performance monitor enable
                     36:        .set    SID,62          # system identification
                     37: #
                     38: #      VAX-11/780 specific registers
                     39: #
                     40:        .set    ACCS,40         # accelerator control and status
                     41:        .set    ACCR,41         # accelerator maintenance
                     42:        .set    WCSA,44         # WCS address
                     43:        .set    WCSD,45         # WCS data
                     44:        .set    SBIFS,48        # SBI fault and status
                     45:        .set    SBIS,49         # SBI silo
                     46:        .set    SBISC,50        # SBI silo comparator
                     47:        .set    SBIMT,51        # SBI maintenance
                     48:        .set    SBIER,52        # SBI error register
                     49:        .set    SBITA,53        # SBI timeout address
                     50:        .set    SBIQC,54        # SBI quadword clear
                     51:        .set    MBRK,60         # micro-program breakpoint

This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.