Return to mtpr.h CVS log

Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / d / ether

Annotation of cci/d/ether/mtpr.h, revision 1.1.1.1

1.1       root        1: /*     mtpr.h  4.5     82/11/05        */
                      2: 
                      3: /*
                      4:  * TAHOE processor register numbers
                      5:  */
                      6: 
                      7: #define        SBR     0x0             /* system base register */
                      8: #define        SLR     0x1             /* system length register */
                      9: #define        P0BR    0x2             /* p0 base register */
                     10: #define        P0LR    0x3             /* p0 length register */
                     11: #define        P1BR    0x4             /* p1 base register */
                     12: #define        P1LR    0x5             /* p1 length register */
                     13: #define        P2BR    0x6             /* p2 base register */
                     14: #define        P2LR    0x7             /* p2 length register */
                     15: #define        IPL     0x8             /* interrupt priority level */
                     16: #define        MME     0x9             /* memory management enable */
                     17: #define        TBIA    0xa             /* translation buffer invalidate all */
                     18: #define        TBIS    0xb             /* translation buffer invalidate single */
                     19: #define DCK    0xc             /* data cache key */
                     20: #define CCK    0xd             /* code cache key */
                     21: #define        PCBB    0xe             /* process control block base */
                     22: #define        ISP     0xf             /* interrupt stack pointer */
                     23: #define        SIRR    0x10            /* software interrupt request */
                     24: #define        SISR    0x11            /* software interrupt summary */
                     25: #define        SCBB    0x12            /* system control block base */
                     26: #define        KSP     0x13            /* kernelack pointer */
                     27: #define        USP     0x14            /* user stack pointer */
                     28: #define CPMDCB 0x15            /* CP master DCM pointer */
                     29: #define PACC   0x17            /* purge all code cache */
                     30: #define P1DC   0x18            /* purge one data cache */
                     31: #define PADC   0x19            /* purge all data cache */
                     32: #define HISR   0x1a            /* hardware interrupt summery register */
                     33: #define DCR    0x1b            /* diagnostic control register */
                     34: #define PDCS   0x1c            /* purge data cache slot */

This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.