![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to init.lst CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / d / macro4|
Return to init.lst CVS log | Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / d / macro4 |
1.1 root 1: 1 00000000 # 1 ""
2: 1 00000000
3: 2 00000000
4: 3 00000000
5: 4 00000000
6: 5 00000000
7: 6 00000000 .set SBR,0
8: 7 00000000 .set SLR,1
9: 8 00000000 .set P0BR,2
10: 9 00000000 .set P0LR,3
11: 10 00000000 .set P1BR,4
12: 11 00000000 .set P1LR,5
13: 12 00000000 .set P2BR,6
14: 13 00000000 .set P2LR,7
15: 14 00000000 .set IPL,8
16: 15 00000000 .set MME,9
17: 16 00000000 .set TBIA,10
18: 17 00000000
19: 18 00000000 .set TBIS,11
20: 19 00000000
21: 20 00000000 .set DCK,12
22: 21 00000000 .set CCK,13
23: 22 00000000 .set PCBB,14
24: 23 00000000 .set ISP,15
25: 24 00000000 .set SIRR,16
26: 25 00000000 .set SISR,17
27: 26 00000000 .set SCBB,18
28: 27 00000000 .set KSP,19
29: 28 00000000 .set USP,20
30: 29 00000000 .set DCB,21
31: 30 00000000 .set PACC,23
32: 31 00000000
33: 32 00000000 .set P1DC,24
34: 33 00000000 .set PADC,25
35: 34 00000000
36: 35 00000000 .set HISR,26
37: 36 00000000 .set DCR,27
38: 37 00000000 .set PDCS,28
39: 38 00000000
40: 39 00000000
41: 40 00000000 #TAHOE program status longword
42: 41 00000000
43: 42 00000000
44: 43 00000000 .set PSL_C,0x00000001
45: 44 00000000 .set PSL_V,0x00000002
46: 45 00000000 .set PSL_Z,0x00000004
47: 46 00000000 .set Z,0x00000004
48: 47 00000000 .set PSL_N,0x00000008
49: 48 00000000 .set PSL_T,0x00000010
50: 49 00000000 .set PSL_I,0x00000020
51: 50 00000000 .set PSL_EN_OVFL,0x20
52: 51 00000000 .set PSL_EN_UNDFL,0x40
53: 52 00000000 .set PSL_DBL,0x80
54: 53 00000000 .set PSL_IPL,0x001f0000
55: 54 00000000 .set PSL_MOD,0x01000000
56: 55 00000000 .set PSL_IS,0x04000000
57: 56 00000000 .set PSL_TP,0x40000000
58: 57 00000000
59: 58 00000000
60: 59 00000000 # TAHOE page table entry
61: 60 00000000 #/
62: 61 00000000 .set PG_V,0x8000000
63: 62 00000000 .set PG_PROT,0x78000000
64: 63 00000000 .set PG_M,0x04000000
65: 64 00000000 .set PG_USED,0x02000000
66: 65 00000000 .set PG_NC,0x01000000
67: 66 00000000 .set PG_PFNUM,0x003fffff
68: 67 00000000
69: 68 00000000 .set PG_NOACC,0
70: 69 00000000 .set PG_KR,0x40000000
71: 70 00000000 .set PG_KW,0x60000000
72: 71 00000000 .set PG_URKR,0x50000000
73: 72 00000000 .set PG_URKW,0x70000000
74: 73 00000000 .set PG_UW,0x78000000
75: 74 00000000
76: 75 00000000 #* PCB offsets & diagnostic extension to pcb */
77: 76 00000000 #* PCB is at pcb0 */
78: 77 00000000
79: 78 00000000
80: 79 00000000 .set PCB_SIZE, 24
81: 80 00000000 .set PCB_KSP, 0
82: 81 00000000 .set PCB_USP, 4
83: 82 00000000 .set PCB_R0, 8
84: 83 00000000 .set PCB_R1, 12
85: 84 00000000 .set PCB_R2, 16
86: 85 00000000 .set PCB_R3, 20
87: 86 00000000 .set PCB_R4, 24
88: 87 00000000 .set PCB_R5, 28
89: 88 00000000 .set PCB_R6, 32
90: 89 00000000 .set PCB_R7, 36
91: 90 00000000 .set PCB_R8, 40
92: 91 00000000 .set PCB_R9, 44
93: 92 00000000 .set PCB_R10, 48
94: 93 00000000 .set PCB_R11, 52
95: 94 00000000 .set PCB_R12, 56
96: 95 00000000 .set PCB_R13, 60
97: 96 00000000 .set PCB_PC, 64
98: 97 00000000 .set PCB_PSL, 68
99: 98 00000000 .set PCB_P0BR, 72
100: 99 00000000 .set PCB_P0LR, 76
101: 100 00000000 .set PCB_P1BR, 80
102: 101 00000000 .set PCB_P1LR, 84
103: 102 00000000 .set PCB_P2BR, 88
104: 103 00000000 .set PCB_P2LR, 92
105: 104 00000000 .set PCB_ACCM, 96
106: 105 00000000 .set PCB_ACCL, 100
107: 106 00000000 #*
108: 107 00000000 # Diagnostic pcb extension
109: 108 00000000 #/
110: 109 00000000 .set PCB_STAT, 104
111: 110 00000000
112: 111 00000000
113: 112 00000000
114: 113 00000000 #* fundamental constants */
115: 114 00000000
116: 115 00000000 #*
117: 116 00000000 # fundamental constants of the implementation--
118: 117 00000000 # cannot be changed easily.
119: 118 00000000 #/
120: 119 00000000
121: 120 00000000 .set NBPG,1024
122: 121 00000000 .set PGOFSET,(NBPG-1)
123: 122 00000000 .set PGSHIFT,10
124: 123 00000000 .set HIGH,0x1f
125: 124 00000000
126: 125 00000000
127: 126 00000000 #* SCB offsets */
128: 127 00000000 #* SCB is at scb */
129: 128 00000000
130: 129 00000000 .set PFVEC,1*4
131: 130 00000000 .set PRVEC,2*4
132: 131 00000000 .set CLOCKVEC,7*4
133: 132 00000000 .set CRVEC,0xa*4
134: 133 00000000 .set CXVEC,44
135: 134 00000000 .set SIVEC1,0x1e*4
136: 135 00000000
137: 136 00000000
138: 137 00000000 .set BEVEC,0x20*4
139: 138 00000000 .set SYSVEC,0x2b*4
140: 139 00000000 .set PINSTVEC,0x2c*4
141: 140 00000000 .set PRIVSVEC,0x2c*4
142: 141 00000000 .set ROVEC,0x2d*4
143: 142 00000000 .set RAVEC,0x2e*4
144: 143 00000000 .set PROTVEC,0x2f*4
145: 144 00000000 .set TRANS,0x30
146: 145 00000000 .set TRANSVEC,0x30*4
147: 146 00000000 .set KSPVEC,0x31*4
148: 147 00000000 .set TRACEVEC,0x32*4
149: 148 00000000 .set BPTVEC,0x33*4
150: 149 00000000 .set ARITHVEC,0x34*4
151: 150 00000000 .set ALIGNVEC,0x35*4
152: 151 00000000 .set FPMVEC,0x37*4
153: 152 00000000 .set IO14VEC,256
154: 153 00000000 .set IO15VEC,320
155: 154 00000000 .set IO16VEC,384
156: 155 00000000 .set IO17VEC,448
157: 156 00000000
158: 157 00000000 #* SPT (system page table) offsets */
159: 158 00000000 #* SPT is at Sysmap */
160: 159 00000000
161: 160 00000000 .set SCBPTE,8
162: 161 00000000 .set BUFPTE,12
163: 162 00000000 .set ISPTE,16
164: 163 00000000 .set IS1PTE,20
165: 164 00000000 .set SPTPTE,20
166: 165 00000000 .set SPT1PTE,20
167: 166 00000000 .set IOMAPPTE,24
168: 167 00000000 .set PCBPTE,28
169: 168 00000000 .set U0P0PTE,32
170: 169 00000000 .set U0P1PTE,36
171: 170 00000000 .set U0P2PTE,40
172: 171 00000000 .set U1P0PTE,44
173: 172 00000000 .set U1P1PTE,48
174: 173 00000000 .set U1P2PTE,52
175: 174 00000000 .set U2P0PTE,56
176: 175 00000000 .set U2P1PTE,60
177: 176 00000000 .set U2P2PTE,64
178: 177 00000000 .set U3P0PTE,68
179: 178 00000000 .set U3P1PTE,72
180: 179 00000000 .set U3P2PTE,76
181: 180 00000000 .set U4P0PTE,80
182: 181 00000000 .set U4P1PTE,84
183: 182 00000000 .set U4P2PTE,88
184: 183 00000000 .set U5P0PTE,92
185: 184 00000000 .set U5P1PTE,96
186: 185 00000000 .set U5P2PTE,100
187: 186 00000000 .set U6P0PTE,104
188: 187 00000000 .set U6P1PTE,108
189: 188 00000000 .set U6P2PTE,112
190: 189 00000000 .set U7P0PTE,116
191: 190 00000000 .set U7P1PTE,120
192: 191 00000000 .set U7P2PTE,124
193: 192 00000000 .set IOB0PTE,128
194: 193 00000000 .set IOB1PTE,132
195: 194 00000000 .set IOB2PTE,136
196: 195 00000000 .set IOB3PTE,140
197: 196 00000000 .set IOB4PTE,144
198: 197 00000000 .set IOB5PTE,148
199: 198 00000000 .set IOB6PTE,152
200: 199 00000000 .set IOB7PTE,156
201: 200 00000000
202: 201 00000000
203: 202 00000000 #* trap.h 4.6 81/03/03 */
204: 203 00000000
205: 204 00000000 #*
206: 205 00000000 #* Trap type values
207: 206 00000000 #/
208: 207 00000000
209: 208 00000000 .set RESADFLT,0
210: 209 00000000 .set PRIVINFLT,1
211: 210 00000000 .set RESOPFLT,2
212: 211 00000000 .set BPTFLT,3
213: 212 00000000 .set ALIGNFLT,4
214: 213 00000000 .set SYSCALL,5
215: 214 00000000 .set ARITHTRAP,6
216: 215 00000000 .set PROTFLT,7
217: 216 00000000 .set TRCTRAP,8
218: 217 00000000 .set TRANSFLT,9
219: 218 00000000 .set DONE,255
220: 219 00000000
221: 220 00000000
222: 221 00000000 # Event codes
223: 222 00000000
224: 223 00000000 .set RTCLOCK_CODE,7
225: 224 00000000 .set RESOP_CODE,0x2d
226: 225 00000000 .set RESAD_CODE,0x2e
227: 226 00000000 .set ARITH_CODE,0x34
228: 227 00000000 .set FPM_CODE,0x37
229: 228 00000000 .set INTEGER_OVERFLOW,1
230: 229 00000000
231: 230 00000000
232: 231 00000000 # Arithmetic Event types
233: 232 00000000
234: 233 00000000 .set INT_OVFL_CODE,1
235: 234 00000000 .set INT_0_DIV_CODE,2
236: 235 00000000 .set FLT_0_DIV_CODE,3
237: 236 00000000 .set FLT_OVFL_CODE,4
238: 237 00000000 .set FLT_UNDFL_CODE,5
239: 238 00000000
240: 239 00000000
241: 240 00000000 # Floating Point Instruction Op-Codes
242: 241 00000000
243: 242 00000000 .set LDF_OP_CODE,0x06
244: 243 00000000 .set LDD_OP_CODE,0x07
245: 244 00000000 .set LNF_OP_CODE,0x16
246: 245 00000000 .set LND_OP_CODE,0x17
247: 246 00000000 .set STF_OP_CODE,0x26
248: 247 00000000 .set STD_OP_CODE,0x27
249: 248 00000000 .set CMPF_OP_CODE,0x36
250: 249 00000000 .set CMPD_OP_CODE,0x37
251: 250 00000000 .set CMPF2_OP_CODE,0x46
252: 251 00000000 .set CMPD2_OP_CODE,0x47
253: 252 00000000 .set TSTF_OP_CODE,0x56
254: 253 00000000 .set TSTD_OP_CODE,0x57
255: 254 00000000 .set PUSHD_OP_CODE,0x67
256: 255 00000000 .set CVLF_OP_CODE,0x76
257: 256 00000000 .set CVLD_OP_CODE,0x77
258: 257 00000000 .set CVFL_OP_CODE,0x86
259: 258 00000000 .set CVDL_OP_CODE,0x87
260: 259 00000000 .set LDFD_OP_CODE,0x97
261: 260 00000000 .set CVDF_OP_CODE,0xa6
262: 261 00000000 .set NEGF_OP_CODE,0xb6
263: 262 00000000 .set NEGD_OP_CODE,0xb7
264: 263 00000000 .set ADDF_OP_CODE,0xc6
265: 264 00000000 .set ADDD_OP_CODE,0xc7
266: 265 00000000 .set SUBF_OP_CODE,0xd6
267: 266 00000000 .set SUBD_OP_CODE,0xd7
268: 267 00000000 .set MULF_OP_CODE,0xe6
269: 268 00000000 .set MULD_OP_CODE,0xe7
270: 269 00000000 .set DIVF_OP_CODE,0xf6
271: 270 00000000 .set DIVD_OP_CODE,0xf7
272: 271 00000000 .set SINF_OP_CODE,0x05
273: 272 00000000 .set COSF_OP_CODE,0x15
274: 273 00000000 .set ATANF_OP_CODE,0x25
275: 274 00000000 .set LOGF_OP_CODE,0x35
276: 275 00000000 .set SQRTF_OP_CODE,0x45
277: 276 00000000 .set EXPF_OP_CODE,0x55
278: 277 00000000 .set MULL2_OP_CODE,0x4c
279: 278 00000000 .set MULL3_OP_CODE,0x5c
280: 279 00000000
281: 280 00000000
282: 281 00000000
283: 282 00000000 # Addressing test constants - These must agree with "fpp_defs.h"
284: 283 00000000
285: 284 00000000 .set ADR_ABSOLUTE,1
286: 285 00000000 .set ADR_LITERAL,2
287: 286 00000000 .set ADR_IM_B,3
288: 287 00000000 .set ADR_IM_W,4
289: 288 00000000 .set ADR_IM_L,5
290: 289 00000000 .set ADR_B_DSP,6
291: 290 00000000 .set ADR_W_DSP,7
292: 291 00000000 .set ADR_L_DSP,8
293: 292 00000000 .set ADR_B_DSP_DEF,9
294: 293 00000000 .set ADR_W_DSP_DEF,10
295: 294 00000000 .set ADR_L_DSP_DEF,11
296: 295 00000000 .set ADR_REG,12
297: 296 00000000 .set ADR_REG_DEF,13
298: 297 00000000 .set ADR_FP_DEF,14
299: 298 00000000 .set ADR_SP_DEF,15
300: 299 00000000 .set ADR_PUSH,16
301: 300 00000000 .set ADR_POP,17
302: 301 00000000 .set ADR_POP_DEF,18
303: 302 00000000 .set ADR_REG_B,19
304: 303 00000000 .set ADR_REG_W,20
305: 304 00000000 .set ADR_REG_L,21
306: 305 00000000 .set ADR_REG_B_DEF,22
307: 306 00000000 .set ADR_REG_W_DEF,23
308: 307 00000000 .set ADR_REG_L_DEF,24
309: 308 00000000 .set ADR_I_FP_DEF,25
310: 309 00000000 .set ADR_I_L,26
311: 310 00000000
312: 311 00000000
313: 312 00000000 #*************************************************************************
314: 313 00000000
315: 314 00000000 # Stuff for the Demand Paging , Events, & Addressing Tests
316: 315 00000000
317: 316 00000000 #************************************************************************/
318: 317 00000000 .set SGL,1
319: 318 00000000 .set DBL,2
320: 319 00000000 .set ENABLE_EVENTS,0x60
321: 320 00000000 .set NONE,0
322: 321 00000000 .set LOAD,1
323: 322 00000000 .set STORE,2
324: 323 00000000
325: 324 00000000 .set NO_EVT_HLT,1
326: 325 00000000 .set EVT_MSK_HLT,2
327: 326 00000000 .set BAD_PSL_HLT,3
328: 327 00000000 .set PUSH_CNT_HLT,4
329: 328 00000000 .set PUSH_PSL_HLT,5
330: 329 00000000 .set PUSH_PC_HLT,6
331: 330 00000000 .set BAD_REG_HLT,7
332: 331 00000000 .set BAD_ACC_HLT,8
333: 332 00000000
334: 333 00000000
335: 334 00000000 # set DMP_PG_0 to the 1st empty page
336: 335 00000000
337: 336 00000000 .set DMP_PG_0,0x36000
338: 337 00000000 .set DMP_PG_1,DMP_PG_0+0x400
339: 338 00000000 .set DMP_PG_2,DMP_PG_1+0x400
340: 339 00000000 .set DMP_PG_3,DMP_PG_2+0x400
341: 340 00000000 .set DMP_PG_4,DMP_PG_3+0x400
342: 341 00000000 .set DMP_PG_5,DMP_PG_4+0x400
343: 342 00000000 .set DMP_PG_6,DMP_PG_5+0x400
344: 343 00000000 .set DMP_PG_7,DMP_PG_6+0x400
345: 344 00000000 .set DMP_PG_8,DMP_PG_7+0x400
346: 345 00000000 .set DMP_PG_9,DMP_PG_8+0x400
347: 346 00000000 .set DMP_PG_10,DMP_PG_9+0x400
348: 347 00000000 .set DMP_PG_11,DMP_PG_10+0x400
349: 348 00000000 .set DMP_PG_12,DMP_PG_11+0x400
350: 349 00000000 .set DMP_PG_13,DMP_PG_12+0x400
351: 350 00000000
352: 351 00000000
353: 352 00000000 # test code space for the address / demand page tests
354: 353 00000000
355: 354 00000000 .set START_OF_CODE,DMP_PG_1-20
356: 355 00000000 .set CODE_BUF_SIZE,40
357: 356 00000000 .set END_OF_CODE,START_OF_CODE+CODE_BUF_SIZE
358: 357 00000000
359: 358 00000000
360: 359 00000000 # data locations used by the event and demand page tests
361: 360 00000000
362: 361 00000000 .set _dmp_byte_op_1,DMP_PG_1+0x40
363: 362 00000000 .set _dmp_byte_op_2,DMP_PG_1+0x60
364: 363 00000000 .set _dmp_byte_op_3,DMP_PG_1+0x80
365: 364 00000000 .set _dmp_op_1,DMP_PG_3-4
366: 365 00000000 .set _dmp_op_1_ptr,DMP_PG_4+0x30
367: 366 00000000 .set _dmp_op_2_ptr,DMP_PG_5+0x30
368: 367 00000000 .set _dmp_op_2,DMP_PG_7-4
369: 368 00000000 .set _dmp_op_3,DMP_PG_8
370: 369 00000000 .set _dmp_op_3_ptr,DMP_PG_9+0x30
371: 370 00000000 .set _dmp_op_4,DMP_PG_10
372: 371 00000000 .set _dmp_op_5,DMP_PG_11
373: 372 00000000 .set _sp_minus,DMP_PG_13-4
374: 373 00000000 .set _sp_page,DMP_PG_13
375: 374 00000000 .set _sp_plus,DMP_PG_13+4
376: 375 00000000
377: 376 00000000
378: 377 00000000
379: 378 00000000
380: 379 00000000
381: 380 00000000
382: 381 00000000
383: 382 00000000
384: 383 00000000
385: 384 00000000
386: 385 00000000
387: 386 00000000
388: 387 00000000
389: 388 00000000
390: 389 00000000
391: 390 00000000
392: 391 00000000
393: 392 00000000
394: 393 00000000
395: 394 00000000
396: 395 00000000
397: 396 00000000
398: 397 00000000
399: 398 00000000
400: 399 00000000
401: 400 00000000
402: 401 00000000
403: 402 00000000
404: 403 00000000
405: 404 00000000
406: 405 00000000
407: 406 00000000
408: 407 00000000
409: 408 00000000
410: 409 00000000
411: 410 00000000 # 1 "./prvreg.h"
412: 1 00000000
413: 2 00000000
414: 3 00000000
415: 4 00000000
416: 5 00000000
417: 6 00000000
418: 7 00000000
419: 8 00000000 .set SBR,0
420: 9 00000000 .set SLR,1
421: 10 00000000 .set P0BR,2
422: 11 00000000 .set P0LR,3
423: 12 00000000 .set P1BR,4
424: 13 00000000 .set P1LR,5
425: 14 00000000 .set P2BR,6
426: 15 00000000 .set P2LR,7
427: 16 00000000 .set IPL,8
428: 17 00000000 .set MME,9
429: 18 00000000 .set TBIA,10
430: 19 00000000
431: 20 00000000 .set TBIS,11
432: 21 00000000
433: 22 00000000 .set DCK,12
434: 23 00000000 .set CCK,13
435: 24 00000000
436: 25 00000000
437: 26 00000000 .set PCBB,14
438: 27 00000000 .set ISP,15
439: 28 00000000 .set SIRR,16
440: 29 00000000 .set SISR,17
441: 30 00000000 .set SCBB,18
442: 31 00000000 .set KSP,19
443: 32 00000000 .set USP,20
444: 33 00000000 .set DCB,21
445: 34 00000000 .set PACC,23
446: 35 00000000
447: 36 00000000 .set P1DC,24
448: 37 00000000 .set PADC,25
449: 38 00000000
450: 39 00000000 .set HISR,26
451: 40 00000000 .set DCR,27
452: 41 00000000 .set PDCS,28
453: 42 00000000 # 410 ""
454: 410 00000000
455: 411 00000000
456: 412 00000000
457: 413 00000000 # 1 "./psl.h"
458: 1 00000000
459: 2 00000000
460: 3 00000000
461: 4 00000000
462: 5 00000000
463: 6 00000000
464: 7 00000000
465: 8 00000000
466: 9 00000000
467: 10 00000000
468: 11 00000000
469: 12 00000000
470: 13 00000000
471: 14 00000000
472: 15 00000000
473: 16 00000000
474: 17 00000000
475: 18 00000000
476: 19 00000000
477: 20 00000000
478: 21 00000000
479: 22 00000000
480: 23 00000000
481: 24 00000000
482: 25 00000000
483: 26 00000000 # 413 ""
484: 413 00000000
485: 414 00000000
486: 415 00000000
487: 416 00000000 # 1 "./pte.h"
488: 1 00000000
489: 2 00000000
490: 3 00000000
491: 4 00000000
492: 5 00000000
493: 6 00000000
494: 7 00000000
495: 8 00000000
496: 9 00000000
497: 10 00000000
498: 11 00000000
499: 12 00000000
500: 13 00000000
501: 14 00000000
502: 15 00000000
503: 16 00000000
504: 17 00000000
505: 18 00000000
506: 19 00000000
507: 20 00000000
508: 21 00000000
509: 22 00000000
510: 23 00000000
511: 24 00000000
512: 25 00000000
513: 26 00000000
514: 27 00000000
515: 28 00000000
516: 29 00000000
517: 30 00000000 # 416 ""
518: 416 00000000
519: 417 00000000
520: 418 00000000
521: 419 00000000 # 1 "./pcboffset.h"
522: 1 00000000
523: 2 00000000
524: 3 00000000
525: 4 00000000
526: 5 00000000
527: 6 00000000 .set PCB_KSP, 0
528: 7 00000000 .set PCB_USP, 4
529: 8 00000000 .set PCB_R0, 8
530: 9 00000000 .set PCB_R1, 12
531: 10 00000000 .set PCB_R2, 16
532: 11 00000000 .set PCB_R3, 20
533: 12 00000000 .set PCB_R4, 24
534: 13 00000000 .set PCB_R5, 28
535: 14 00000000 .set PCB_R6, 32
536: 15 00000000 .set PCB_R7, 36
537: 16 00000000 .set PCB_R8, 40
538: 17 00000000 .set PCB_R9, 44
539: 18 00000000 .set PCB_R10, 48
540: 19 00000000 .set PCB_R11, 52
541: 20 00000000 .set PCB_R12, 56
542: 21 00000000 .set PCB_R13, 60
543: 22 00000000 .set PCB_PC, 64
544: 23 00000000 .set PCB_PSL, 68
545: 24 00000000 .set PCB_P0BR, 72
546: 25 00000000 .set PCB_P0LR, 76
547: 26 00000000 .set PCB_P1BR, 80
548: 27 00000000 .set PCB_P1LR, 84
549: 28 00000000 .set PCB_P2BR, 88
550: 29 00000000 .set PCB_P2LR, 92
551: 30 00000000
552: 31 00000000
553: 32 00000000
554: 33 00000000 .set PCB_STAT, 96
555: 34 00000000
556: 35 00000000
557: 36 00000000 # 419 ""
558: 419 00000000
559: 420 00000000
560: 421 00000000
561: 422 00000000 # 1 "./const.h"
562: 1 00000000
563: 2 00000000
564: 3 00000000
565: 4 00000000
566: 5 00000000
567: 6 00000000
568: 7 00000000
569: 8 00000000
570: 9 00000000
571: 10 00000000
572: 11 00000000
573: 12 00000000
574: 13 00000000
575: 14 00000000
576: 15 00000000
577: 16 00000000
578: 17 00000000
579: 18 00000000
580: 19 00000000
581: 20 00000000
582: 21 00000000
583: 22 00000000
584: 23 00000000
585: 24 00000000
586: 25 00000000
587: 26 00000000
588: 27 00000000
589: 28 00000000
590: 29 00000000
591: 30 00000000
592: 31 00000000
593: 32 00000000
594: 33 00000000
595: 34 00000000
596: 35 00000000
597: 36 00000000
598: 37 00000000
599: 38 00000000
600: 39 00000000
601: 40 00000000
602: 41 00000000
603: 42 00000000
604: 43 00000000
605: 44 00000000
606: 45 00000000
607: 46 00000000
608: 47 00000000
609: 48 00000000
610: 49 00000000
611: 50 00000000
612: 51 00000000 # 422 ""
613: 422 00000000
614: 423 00000000
615: 424 00000000
616: 425 00000000 # 1 "./scboffset.h"
617: 1 00000000
618: 2 00000000
619: 3 00000000
620: 4 00000000
621: 5 00000000 .set PFVEC,4
622: 6 00000000 .set CLOCKVEC,28
623: 7 00000000 .set CRVEC,40
624: 8 00000000 .set CXVEC,44
625: 9 00000000 .set SIVEC1,120
626: 10 00000000
627: 11 00000000
628: 12 00000000 .set BEVEC,128
629: 13 00000000 .set SYSVEC,172
630: 14 00000000 .set PINSTVEC,176
631: 15 00000000 .set ROVEC,180
632: 16 00000000 .set RAVEC,184
633: 17 00000000 .set PROTVEC,188
634: 18 00000000
635: 19 00000000 .set TRANS,0x30
636: 20 00000000 .set TRANSVEC,192
637: 21 00000000
638: 22 00000000 .set KSPVEC,196
639: 23 00000000 .set TRACEVEC,200
640: 24 00000000 .set BPTVEC,204
641: 25 00000000 .set ARITHVEC,208
642: 26 00000000 .set ALIGNVEC,212
643: 27 00000000 .set FPMVEC,220
644: 28 00000000 .set IO14VEC,256
645: 29 00000000 .set IO15VEC,320
646: 30 00000000 .set IO16VEC,384
647: 31 00000000 .set IO17VEC,448
648: 32 00000000
649: 33 00000000 # 425 ""
650: 425 00000000
651: 426 00000000
652: 427 00000000 # 1 "./sptoffset.h"
653: 1 00000000
654: 2 00000000
655: 3 00000000
656: 4 00000000
657: 5 00000000
658: 6 00000000
659: 7 00000000
660: 8 00000000
661: 9 00000000 .set SCBPTE,8
662: 10 00000000 .set BUFPTE,12
663: 11 00000000 .set ISPTE,16
664: 12 00000000 .set IS1PTE,20
665: 13 00000000 .set SPTPTE,20
666: 14 00000000 .set SPT1PTE,20
667: 15 00000000 .set IOMAPPTE,24
668: 16 00000000 .set PCBPTE,28
669: 17 00000000 .set U0P0PTE,32
670: 18 00000000 .set U0P1PTE,36
671: 19 00000000 .set U0P2PTE,40
672: 20 00000000 .set U1P0PTE,44
673: 21 00000000 .set U1P1PTE,48
674: 22 00000000 .set U1P2PTE,52
675: 23 00000000 .set U2P0PTE,56
676: 24 00000000 .set U2P1PTE,60
677: 25 00000000 .set U2P2PTE,64
678: 26 00000000 .set U3P0PTE,68
679: 27 00000000 .set U3P1PTE,72
680: 28 00000000 .set U3P2PTE,76
681: 29 00000000 .set U4P0PTE,80
682: 30 00000000 .set U4P1PTE,84
683: 31 00000000 .set U4P2PTE,88
684: 32 00000000 .set U5P0PTE,92
685: 33 00000000 .set U5P1PTE,96
686: 34 00000000 .set U5P2PTE,100
687: 35 00000000 .set U6P0PTE,104
688: 36 00000000 .set U6P1PTE,108
689: 37 00000000 .set U6P2PTE,112
690: 38 00000000 .set U7P0PTE,116
691: 39 00000000 .set U7P1PTE,120
692: 40 00000000 .set U7P2PTE,124
693: 41 00000000 .set IOB0PTE,128
694: 42 00000000 .set IOB1PTE,132
695: 43 00000000 .set IOB2PTE,136
696: 44 00000000 .set IOB3PTE,140
697: 45 00000000 .set IOB4PTE,144
698: 46 00000000 .set IOB5PTE,148
699: 47 00000000 .set IOB6PTE,152
700: 48 00000000 .set IOB7PTE,156
701: 49 00000000
702: 50 00000000
703: 51 00000000 # 427 ""
704: 427 00000000
705: 428 00000000
706: 429 00000000
707: 430 00000000 # 1 "./trap.h"
708: 1 00000000
709: 2 00000000
710: 3 00000000
711: 4 00000000
712: 5 00000000
713: 6 00000000
714: 7 00000000
715: 8 00000000
716: 9 00000000
717: 10 00000000
718: 11 00000000
719: 12 00000000
720: 13 00000000
721: 14 00000000
722: 15 00000000
723: 16 00000000
724: 17 00000000 # 430 ""
725: 430 00000000
726: 431 00000000
727: 432 00000000
728: 433 00000000
729: 434 00000000
730: 435 00000000 .set HIGH,0x1f
731: 436 00000000 .set MCKVEC,4
732: 437 00000000 .set NISP,2
733: 438 00000000 .set DONE,255
734: 439 00000000
735: 440 00000000 .text
736: 441 00000000
737: 442 00000000
738: 443 00000000 # 1 "./pstorage.s"
739: 1 00000000 #
740: 2 00000000
741: 3 00000000
742: 4 00000000
743: 5 00000000
744: 6 00000000
745: 7 00000000
746: 8 00000000
747: 9 00000000
748: 10 00000000
749: 11 00000000
750: 12 00000000
751: 13 00000000
752: 14 00000000
753: 15 00000000
754: 16 00000000
755: 17 00000000
756: 18 00000000
757: 19 00000000
758: 20 00000000 _pstore:
759: 21 00000000 .globl _pstore
760: 22 00000000 **** .space 1024
761: 23 00000400
762: 24 00000400 _pstore1:
763: 25 00000400 .globl _pstore1
764: 26 00000400
765: 27 00000400 **** _pcbb: .space 4
766: 28 00000404 .globl _isp
767: 29 00000404 **** _isp: .space 4
768: 30 00000408 **** _sirr: .space 4
769: 31 0000040C .globl _sisr
770: 32 0000040C **** _sisr: .space 4
771: 33 00000410
772: 34 00000410 **** .space 4
773: 35 00000414 **** .space 4
774: 36 00000418 **** .space 4
775: 37 0000041C
776: 38 0000041C **** _cpmdcb: .space 4
777: 39 00000420 **** _cpfdcb: .space 4
778: 40 00000424 **** _cpcdcb: .space 4
779: 41 00000428 **** _cpidcb: .space 4
780: 42 0000042C **** _cpstat: .space 4
781: 43 00000430 **** _cpctl: .space 4
782: 44 00000434
783: 45 00000434 .globl _hisr
784: 46 00000434 **** _hisr: .space 4
785: 47 00000438 **** _dcr: .space 4
786: 48 0000043C
787: 49 0000043C **** .space 4*48
788: 50 000004FC
789: 51 000004FC _pstemp:
790: 52 000004FC .globl _pstemp
791: 53 000004FC
792: 54 000004FC **** _tr0: .space 16
793: 55 0000050C
794: 56 0000050C **** _tpc: .space 4
795: 57 00000510 **** _tpsl: .space 4
796: 58 00000514 **** _tsp: .space 4
797: 59 00000518 **** _tksp: .space 4
798: 60 0000051C **** _tusp: .space 4
799: 61 00000520 **** _tcck: .space 4
800: 62 00000524 **** _tdck: .space 4
801: 63 00000528 **** _ttbk: .space 4
802: 64 0000052C **** _tsbr: .space 4
803: 65 00000530 **** _tslr: .space 4
804: 66 00000534 **** _tp0br: .space 4
805: 67 00000538 **** _tp0lr: .space 4
806: 68 0000053C **** _tp1br: .space 4
807: 69 00000540 **** _tp1lr: .space 4
808: 70 00000544 **** _tp2br: .space 4
809: 71 00000548 **** _tp2lr: .space 4
810: 72 0000054C **** _tipl: .space 4
811: 73 00000550 **** _tmme: .space 4
812: 74 00000554 **** _ttbia: .space 4
813: 75 00000558 **** _ttbis: .space 4
814: 76 0000055C
815: 77 0000055C
816: 78 0000055C **** _tpcbb: .space 4
817: 79 00000560 **** _tisp: .space 4
818: 80 00000564 **** _tsirr: .space 4
819: 81 00000568 **** _tsisr: .space 4
820: 82 0000056C **** _tscbb: .space 4
821: 83 00000570 **** _tp1cc: .space 4
822: 84 00000574
823: 85 00000574 **** _tpacc: .space 4
824: 86 00000578
825: 87 00000578 **** _tp1dc: .space 4
826: 88 0000057C **** _tpadc: .space 4
827: 89 00000580 _tcpmdcb:
828: 90 00000580 **** .space 4
829: 91 00000584 _tcpfdcb:
830: 92 00000584 **** .space 4
831: 93 00000588 _tcpcdcb:
832: 94 00000588 **** .space 4
833: 95 0000058C _tcpidcb:
834: 96 0000058C **** .space 4
835: 97 00000590 _tcpstat:
836: 98 00000590 **** .space 4
837: 99 00000594 _tcpctl:
838: 100 00000594 **** .space 4
839: 101 00000598
840: 102 00000598 _probflag:
841: 103 00000598 **** .space 4
842: 104 0000059C _inexcflg:
843: 105 0000059C **** .space 4
844: 106 000005A0
845: 107 000005A0 **** .space 4*10
846: 108 000005C8 _psend: .globl _psend
847: 109 000005C8 .set MM,(_psend - _pstore1)
848: 110 000005C8 **** .space 1024 - MM
849: 111 00000800
850: 112 00000800
851: 113 00000800 #
852: 114 00000800
853: 115 00000800
854: 116 00000800
855: 117 00000800
856: 118 00000800
857: 119 00000800 .set PCBB,0x400 #process control block base
858: 120 00000800
859: 121 00000800 .globl INTSP
860: 122 00000800 .set INTSP,0x404 #Interrupt stack pointer
861: 123 00000800 .set SIRR,0x408 #Software interrupt request
862: 124 00000800
863: 125 00000800 .globl SSR
864: 126 00000800 .set SSR,0x40C #Software interrupt summary
865: 127 00000800
866: 128 00000800 .globl HSR
867: 129 00000800 .set HSR,0x410 #Hardware interrupt summary
868: 130 00000800
869: 131 00000800 .set SBB,0x414 #Pointer to system control block base
870: 132 00000800 .set TBCR,0x418 #Current value of hardware TBCR
871: 133 00000800 .set CPMDCB,0x420 #pointer to CP master DCB
872: 134 00000800 .set CPCTL,0x424 #CPU control word
873: 135 00000800 .set CPREQ,0x428 #CPU request
874: 136 00000800 .set CPRUN,0x42C #CPU run status (8 = step mode)
875: 137 00000800 .set CPRSW,0x430 #CP interrupt request word
876: 138 00000800 .set PSL,0x434 #Software Process Status Longword
877: 139 00000800 .set TVAPR,0x5E8 #saved vapr register
878: 140 00000800 .set TRA,0x5EC #
879: 141 00000800 .set TLSP,0x5F0 #
880: 142 00000800 .set TIAR,0x5F4 #
881: 143 00000800 .set TLIA,0x5F8 #
882: 144 00000800 .set TQ,0x5FC #
883: 145 00000800 .set TR0,0x600 #decellerated processor registers
884: 146 00000800 .set TR1,0x604 #decellerated processor registers
885: 147 00000800 .set TR2,0x608 #decellerated processor registers
886: 148 00000800 .set TR3,0x60C #decellerated processor registers
887: 149 00000800 .set TR4,0x610 #decellerated processor registers
888: 150 00000800 .set TR5,0x614 #decellerated processor registers
889: 151 00000800 .set TR6,0x618 #decellerated processor registers
890: 152 00000800 .set TR7,0x61C #decellerated processor registers
891: 153 00000800 .set TR8,0x620 #decellerated processor registers
892: 154 00000800 .set TR9,0x624 #decellerated processor registers
893: 155 00000800 .set TR10,0x628 #decellerated processor registers
894: 156 00000800 .set TR11,0x62C #decellerated processor registers
895: 157 00000800 .set TR12,0x630 #decellerated processor registers
896: 158 00000800 .set TR13,0x634 #decellerated processor registers
897: 159 00000800 .set TR14,0x638 #decellerated processor registers
898: 160 00000800 .set TR15,0x63C #decellerated processor registers
899: 161 00000800 .set TPC,0x640 #decellerated program counter
900: 162 00000800 .set TPSL,0x644 #decellerated process status longword
901: 163 00000800 .set TSP,0x648 #decellerated stack pointer
902: 164 00000800 .set TKSP,0x64C #decellerated kernel stack pointer
903: 165 00000800 .set TUSP,0x650 #decellerated user stack pointer
904: 166 00000800 .globl TCCK
905: 167 00000800 .set TCCK,0x654 #decellerated Code cache key
906: 168 00000800 .globl TDCK
907: 169 00000800 .set TDCK,0x658 #decellerated data cache key
908: 170 00000800 .set TTBK,0x65C #decellerated translation buffer key
909: 171 00000800 .set TSBR,0x660 #decellerated System Base Register
910: 172 00000800 .set TSLR,0x664 #decellerated System length register
911: 173 00000800 .set TP0BR,0x668 #decellerated P0 base register
912: 174 00000800 .set TP0LR,0x66C #decellerated P0 length register
913: 175 00000800 .set TP1BR,0x670 #decellerated P1 base register
914: 176 00000800 .set TP1LR,0x674 #decellerated P1 length register
915: 177 00000800 .set TP2BR,0x678 #decellerated P2 base register
916: 178 00000800 .set TP2LR,0x67C #decellerated P1 length register
917: 179 00000800 .set TIPL,0x680 #decellerated Interrupt priority level
918: 180 00000800 .set TMME,0x684 #decellerated Memory management enable
919: 181 00000800 .set TTBIA,0x68C #decellerated translation buffer invalid
920: 182 00000800 .set TTBIS,0x68C #decellerated transl buffer invalid single
921: 183 00000800 .set TPCBB,0x690 #decellerated Process control block base
922: 184 00000800 .set TISP,0x694 #decellerated Interrupt stack pointer
923: 185 00000800 .set TSIRR,0x698 #decellerated Software interrupt request
924: 186 00000800 .set TSISR,0x69C #decellerated Software interrupt summary
925: 187 00000800 .set TSCBB,0x6A0 #decellerated System control block base
926: 188 00000800 .set TP1CC,0x6A4 #decellerated
927: 189 00000800 .set TPACC,0x6A8 #decellerated
928: 190 00000800 .set TP1DC,0x6AC #decellerated
929: 191 00000800 .set TPADC,0x6B0 #decellerated
930: 192 00000800 .set TCPMDCB,0x6B4 #decellerated address of master DCB
931: 193 00000800 .set PROBFLG,0x6B8 #decellerated
932: 194 00000800 .set INEXCFLG,0x6BC #decellerated
933: 195 00000800 .set PCTYPFLG,0x6C0 #
934: 196 00000800 .set NOOFPARS,0x6C4 #
935: 197 00000800 .set STKPAR1,0x6C8 #
936: 198 00000800 .set STKPAR2,0x6CC #
937: 199 00000800 .set JMPVEC,0x6D0 #
938: 200 00000800 .set PSEND,0x7FC #
939: 201 00000800 # 443 ""
940: 443 00000800
941: 444 00000800 .globl _Entry
942: 445 00000800 _Entry:
943: 446 00000800 71 ef0000a2f8 jmp start
944: 447 00000806 **** .space (1024-6)
945: 448 00000C00
946: 449 00000C00
947: 450 00000C00
948: 451 00000C00
949: 452 00000C00
950: 453 00000C00
951: 454 00000C00
952: 455 00000C00 .set NLWU,35
953: 456 00000C00
954: 457 00000C00
955: 458 00000C00
956: 459 00000C00
957: 460 00000C00
958: 461 00000C00 .globl _restart
959: 462 00000C00 _restart:
960: 463 00000C00 **** .space 4
961: 464 00000C04
962: 465 00000C04
963: 466 00000C04
964: 467 00000C04 .globl _maxmem
965: 468 00000C04 _maxmem:
966: 469 00000C04 **** .space 4
967: 470 00000C08
968: 471 00000C08 .globl _maxpages
969: 472 00000C08 _maxpages:
970: 473 00000C08 **** .space 4
971: 474 00000C0C
972: 475 00000C0C .globl _lastadd
973: 476 00000C0C _lastadd:
974: 477 00000C0C **** .space 4
975: 478 00000C10
976: 479 00000C10 .globl _unused
977: 480 00000C10 _unused:
978: 481 00000C10 **** .space 4
979: 482 00000C14
980: 483 00000C14 .globl _ctlblk
981: 484 00000C14 _ctlblk:
982: 485 00000C14 00000000 .long 0
983: 486 00000C18
984: 487 00000C18 .globl _savvec0
985: 488 00000C18 _savvec0:
986: 489 00000C18 **** .space 4
987: 490 00000C1C
988: 491 00000C1C .globl _savvec1
989: 492 00000C1C _savvec1:
990: 493 00000C1C **** .space 4
991: 494 00000C20
992: 495 00000C20 .globl _savvec2
993: 496 00000C20 _savvec2:
994: 497 00000C20 **** .space 4
995: 498 00000C24
996: 499 00000C24 .globl _savvec3
997: 500 00000C24 _savvec3:
998: 501 00000C24 **** .space 4
999: 502 00000C28
1000: 503 00000C28 .globl _savvec4
1001: 504 00000C28 _savvec4:
1002: 505 00000C28 **** .space 4
1003: 506 00000C2C
1004: 507 00000C2C .globl _savvec5
1005: 508 00000C2C _savvec5:
1006: 509 00000C2C **** .space 4
1007: 510 00000C30 .globl _savvec6
1008: 511 00000C30 _savvec6:
1009: 512 00000C30 **** .space 4
1010: 513 00000C34 .globl _savvec7
1011: 514 00000C34 _savvec7:
1012: 515 00000C34 **** .space 4
1013: 516 00000C38
1014: 517 00000C38 .globl _savvec8
1015: 518 00000C38 _savvec8:
1016: 519 00000C38 **** .space 4
1017: 520 00000C3C
1018: 521 00000C3C .globl badrtn
1019: 522 00000C3C badrtn:
1020: 523 00000C3C 00000000 .long 0
1021: 524 00000C40
1022: 525 00000C40 .globl _dbuf
1023: 526 00000C40 .globl _r_no
1024: 527 00000C40 _r_no:
1025: 528 00000C40 00000000 .long 0
1026: 529 00000C44 .globl _pt_base
1027: 530 00000C44 _pt_base:
1028: 531 00000C44 00000000 .long 0
1029: 532 00000C48 .globl _saved_psl
1030: 533 00000C48 _saved_psl:
1031: 534 00000C48 00000000 .long 0
1032: 535 00000C4C .globl _saved_sp
1033: 536 00000C4C _saved_sp:
1034: 537 00000C4C 00000000 .long 0
1035: 538 00000C50 .globl _saved_fp
1036: 539 00000C50 _saved_fp:
1037: 540 00000C50 00000000 .long 0
1038: 541 00000C54 .globl _p_ptr
1039: 542 00000C54 _p_ptr:
1040: 543 00000C54 00000000 .long 0
1041: 544 00000C58 .globl _ret_adr
1042: 545 00000C58 _ret_adr:
1043: 546 00000C58 00000000 .long 0
1044: 547 00000C5C .globl _exp_par0
1045: 548 00000C5C _exp_par0:
1046: 549 00000C5C 00000000 .long 0
1047: 550 00000C60 .globl _exp_par1
1048: 551 00000C60 _exp_par1:
1049: 552 00000C60 00000000 .long 0
1050: 553 00000C64 .globl _exp_par2
1051: 554 00000C64 _exp_par2:
1052: 555 00000C64 00000000 .long 0
1053: 556 00000C68 .globl _exp_par3
1054: 557 00000C68 _exp_par3:
1055: 558 00000C68 00000000 .long 0
1056: 559 00000C6C .globl _act_par0
1057: 560 00000C6C _act_par0:
1058: 561 00000C6C 00000000 .long 0
1059: 562 00000C70 .globl _act_par1
1060: 563 00000C70 _act_par1:
1061: 564 00000C70 00000000 .long 0
1062: 565 00000C74 .globl _act_par2
1063: 566 00000C74 _act_par2:
1064: 567 00000C74 00000000 .long 0
1065: 568 00000C78 .globl _act_par3
1066: 569 00000C78 _act_par3:
1067: 570 00000C78 00000000 .long 0
1068: 571 00000C7C .globl _clk_cnt
1069: 572 00000C7C _clk_cnt:
1070: 573 00000C7C 00000000 .long 0
1071: 574 00000C80 .globl _errcnt
1072: 575 00000C80 _errcnt:
1073: 576 00000C80 00000000 .long 0
1074: 577 00000C84 .globl _hlt_flg
1075: 578 00000C84 _hlt_flg:
1076: 579 00000C84 00000000 .long 0
1077: 580 00000C88 .globl _endprog
1078: 581 00000C88 _endprog:
1079: 582 00000C88 00000000 .long 0
1080: 583 00000C8C _dbuf:
1081: 584 00000C8C **** .space 1024 - (NLWU *4)
1082: 585 00001000 edbuf:
1083: 586 00001000
1084: 587 00001000
1085: 588 00001000 .globl _intstack
1086: 589 00001000 _intstack:
1087: 590 00001000 **** .space NISP* 1024
1088: 591 00001800 eintstack:
1089: 592 00001800
1090: 593 00001800
1091: 594 00001800 .set SYSPTSIZE,512
1092: 595 00001800
1093: 596 00001800
1094: 597 00001800
1095: 598 00001800
1096: 599 00001800 .align 2
1097: 600 00001800 .globl _Sysmap
1098: 601 00001800 _Sysmap:
1099: 602 00001800 **** .space SYSPTSIZE*4
1100: 603 00002000 eSysmap:
1101: 604 00002000 .globl _Syssize
1102: 605 00002000 .set _Syssize,(eSysmap-_Sysmap)/4
1103: 606 00002000
1104: 607 00002000 .globl _iomap
1105: 608 00002000 **** _iomap: .space 1024
1106: 609 00002400 .globl _eiomap
1107: 610 00002400 _eiomap:
1108: 611 00002400
1109: 612 00002400 .globl _pcb0
1110: 613 00002400 **** _pcb0: .space 128
1111: 614 00002480 .globl _pcb1
1112: 615 00002480 **** _pcb1: .space 128
1113: 616 00002500 .globl _pcb2
1114: 617 00002500 **** _pcb2: .space 128
1115: 618 00002580 .globl _pcb3
1116: 619 00002580 **** _pcb3: .space 128
1117: 620 00002600 .globl _pcb4
1118: 621 00002600 **** _pcb4: .space 128
1119: 622 00002680 .globl _pcb5
1120: 623 00002680 **** _pcb5: .space 128
1121: 624 00002700 .globl _pcb6
1122: 625 00002700 **** _pcb6: .space 128
1123: 626 00002780 .globl _pcb7
1124: 627 00002780 **** _pcb7: .space 128
1125: 628 00002800
1126: 629 00002800
1127: 630 00002800
1128: 631 00002800
1129: 632 00002800
1130: 633 00002800 .align 2
1131: 634 00002800 .globl _u0p0pt
1132: 635 00002800 _u0p0pt:
1133: 636 00002800 **** .space 1024
1134: 637 00002C00 .globl _u0p1pt
1135: 638 00002C00 _u0p1pt:
1136: 639 00002C00 **** .space 1024
1137: 640 00003000 .globl _u0p2pt
1138: 641 00003000 _u0p2pt:
1139: 642 00003000 **** .space 1020
1140: 643 000033FC eu0p2pt:
1141: 644 000033FC **** .space 4
1142: 645 00003400
1143: 646 00003400
1144: 647 00003400
1145: 648 00003400
1146: 649 00003400
1147: 650 00003400 .align 2
1148: 651 00003400 .globl _u1p0pt
1149: 652 00003400 _u1p0pt:
1150: 653 00003400 **** .space 1024
1151: 654 00003800 .globl _u1p1pt
1152: 655 00003800 _u1p1pt:
1153: 656 00003800 **** .space 1024
1154: 657 00003C00 .globl _u1p2pt
1155: 658 00003C00 _u1p2pt:
1156: 659 00003C00 **** .space 1020
1157: 660 00003FFC eu1p2pt:
1158: 661 00003FFC **** .space 4
1159: 662 00004000
1160: 663 00004000
1161: 664 00004000
1162: 665 00004000
1163: 666 00004000
1164: 667 00004000
1165: 668 00004000 .align 2
1166: 669 00004000 .globl _u2p0pt
1167: 670 00004000 _u2p0pt:
1168: 671 00004000 **** .space 1024
1169: 672 00004400 .globl _u2p1pt
1170: 673 00004400 _u2p1pt:
1171: 674 00004400 **** .space 1024
1172: 675 00004800 .globl _u2p2pt
1173: 676 00004800 _u2p2pt:
1174: 677 00004800 **** .space 1020
1175: 678 00004BFC eu2p2pt:
1176: 679 00004BFC **** .space 4
1177: 680 00004C00
1178: 681 00004C00
1179: 682 00004C00
1180: 683 00004C00
1181: 684 00004C00
1182: 685 00004C00
1183: 686 00004C00 .align 2
1184: 687 00004C00 .globl _u3p0pt
1185: 688 00004C00 _u3p0pt:
1186: 689 00004C00 **** .space 1024
1187: 690 00005000 .globl _u3p1pt
1188: 691 00005000 _u3p1pt:
1189: 692 00005000 **** .space 1024
1190: 693 00005400 .globl _u3p2pt
1191: 694 00005400 _u3p2pt:
1192: 695 00005400 **** .space 1020
1193: 696 000057FC eu3p2pt:
1194: 697 000057FC **** .space 4
1195: 698 00005800
1196: 699 00005800
1197: 700 00005800
1198: 701 00005800
1199: 702 00005800
1200: 703 00005800 .globl _u4p0pt
1201: 704 00005800 _u4p0pt:
1202: 705 00005800 **** .space (9* 1024) - 4
1203: 706 00007BFC eu6p2pt:
1204: 707 00007BFC **** .space 4
1205: 708 00007C00
1206: 709 00007C00
1207: 710 00007C00
1208: 711 00007C00
1209: 712 00007C00
1210: 713 00007C00
1211: 714 00007C00
1212: 715 00007C00 .align 2
1213: 716 00007C00 .globl _Kstack
1214: 717 00007C00 _Kstack:
1215: 718 00007C00 **** .space 3* 1024
1216: 719 00008800 .globl ekstack
1217: 720 00008800 ekstack:
1218: 721 00008800
1219: 722 00008800 .globl _iob0
1220: 723 00008800 **** _iob0: .space 1024
1221: 724 00008C00 .globl _iob1
1222: 725 00008C00 **** _iob1: .space 1024
1223: 726 00009000 .globl _iob2
1224: 727 00009000 **** _iob2: .space 1024
1225: 728 00009400 .globl _iob3
1226: 729 00009400 **** _iob3: .space 1024
1227: 730 00009800 .globl _iob4
1228: 731 00009800 **** _iob4: .space 1024
1229: 732 00009C00 .globl _iob5
1230: 733 00009C00 **** _iob5: .space 1024
1231: 734 0000A000 .globl _iob6
1232: 735 0000A000 **** _iob6: .space 1024
1233: 736 0000A400 esysdata:
1234: 737 0000A400
1235: 738 0000A400
1236: 739 0000A400 # 1 "./scblock.s"
1237: 1 0000A400
1238: 2 0000A400 #
1239: 3 0000A400
1240: 4 0000A400
1241: 5 0000A400 .align 2
1242: 6 0000A400 .globl _scb
1243: 7 0000A400 _scb:
1244: 8 0000A400
1245: 9 0000A400
1246: 10 0000A400
1247: 11 0000A400
1248: 12 0000A400
1249: 13 0000A400
1250: 14 0000A400
1251: 15 0000A400 0000a800 0000a80c .long _Xunknown; .long _Xpowerfail;
1252: 16 0000A408 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1253: 17 0000A410 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1254: 18 0000A418 0000a800 0000a818 .long _Xunknown; .long _Xhardclock;
1255: 19 0000A420 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1256: 20 0000A428 0000a820 0000a82c .long _Xcnrint; .long _Xcnxint;
1257: 21 0000A430 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1258: 22 0000A438 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1259: 23 0000A440 0000a830 0000a83c .long _Xs15; .long _Xs14;
1260: 24 0000A448 0000a848 0000a854 .long _Xs13; .long _Xs12;
1261: 25 0000A450 0000a860 0000a86c .long _Xs11; .long _Xs10;
1262: 26 0000A458 0000a878 0000a884 .long _Xs9; .long _Xs8;
1263: 27 0000A460 0000a890 0000a89c .long _Xs7; .long _Xs6;
1264: 28 0000A468 0000a8a8 0000a8b4 .long _Xs5; .long _Xs4;
1265: 29 0000A470 0000a8c0 0000a8cc .long _Xs3; .long _Xs2;
1266: 30 0000A478 0000a8d8 0000a800 .long _Xs1; .long _Xunknown;
1267: 31 0000A480 0000a8f4 0000a800 .long _Xbuserror; .long _Xunknown;
1268: 32 0000A488 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1269: 33 0000A490 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1270: 34 0000A498 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1271: 35 0000A4A0 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1272: 36 0000A4A8 0000a800 0000aaf4 .long _Xunknown; .long _Xkcall;
1273: 37 0000A4B0 0000a90c 0000a950 .long _Xprvinflt; .long _Xresopflt;
1274: 38 0000A4B8 0000a99c 0000aa70 .long _Xresadflt; .long _Xprotflt;
1275: 39 0000A4C0 0000aa88 0000a900 .long _Xtransflt; .long _Xkspnotval;
1276: 40 0000A4C8 0000a9ec 0000a9e0 .long _Xtracep; .long _Xbptflt;
1277: 41 0000A4D0 0000aa24 0000aa94 .long _Xarithtrap; .long _Xalignflt;
1278: 42 0000A4D8 0000a800 0000aacc .long _Xunknown; .long _Xfpp_emulate;
1279: 43 0000A4E0 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1280: 44 0000A4E8 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1281: 45 0000A4F0 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1282: 46 0000A4F8 0000a800 0000a800 .long _Xunknown; .long _Xunknown;
1283: 47 0000A500 0000a8e4 0000a800 .long _Xiovec14; .long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xun000177C0 ng _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;
1284: 0000a800 0000a800
1285: 0000a800 0000a800
1286: 0000a800 0000a800
1287: 0000a800 0000a800
1288: 0000a800 0000a800
1289: 0000a800 0000a800
1290: 0000a800 0000a800
1291: 48 0000A540 0000a8e8 0000a800 .long _Xiovec15; .long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xu000177C0 ong _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;
1292: 0000a800 0000a800
1293: 0000a800 0000a800
1294: 0000a800 0000a800
1295: 0000a800 0000a800
1296: 0000a800 0000a800
1297: 0000a800 0000a800
1298: 0000a800 0000a800
1299: 49 0000A580 0000a8ec 0000a800 .long _Xiovec16; .long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xu000177C0 ong _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;
1300: 0000a800 0000a800
1301: 0000a800 0000a800
1302: 0000a800 0000a800
1303: 0000a800 0000a800
1304: 0000a800 0000a800
1305: 0000a800 0000a800
1306: 0000a800 0000a800
1307: 50 0000A5C0 0000a8f0 0000a800 .long _Xiovec17; .long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xu000177C0 ong _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;.long _Xunknown;
1308: 0000a800 0000a800
1309: 0000a800 0000a800
1310: 0000a800 0000a800
1311: 0000a800 0000a800
1312: 0000a800 0000a800
1313: 0000a800 0000a800
1314: 0000a800 0000a800
1315: 51 0000A600
1316: 52 0000A600 **** .space 512
1317: 53 0000A800
1318: 54 0000A800
1319: 55 0000A800 # 739 ""
1320: 739 0000A800
1321: 740 0000A800
1322: 741 0000A800 # 1 "./evthandlers.s"
1323: 1 0000A800
1324: 2 0000A800
1325: 3 0000A800
1326: 4 0000A800
1327: 5 0000A800
1328: 6 0000A800
1329: 7 0000A800
1330: 8 0000A800
1331: 9 0000A800
1332: 10 0000A800
1333: 11 0000A800
1334: 12 0000A800
1335: 13 0000A800
1336: 14 0000A800
1337: 15 0000A800
1338: 16 0000A800
1339: 17 0000A800
1340: 18 0000A800
1341: 19 0000A800
1342: 20 0000A800
1343: 21 0000A800
1344: 22 0000A800
1345: 23 0000A800
1346: 24 0000A800
1347: 25 0000A800
1348: 26 0000A800
1349: 27 0000A800
1350: 28 0000A800
1351: 29 0000A800
1352: 30 0000A800
1353: 31 0000A800
1354: 32 0000A800
1355: 33 0000A800
1356: 34 0000A800
1357: 35 0000A800
1358: 36 0000A800
1359: 37 0000A800
1360: 38 0000A800
1361: 39 0000A800 .align 2 .globl _Xunknown _Xunknown:
1362: 40 0000A800 dd 00 pushl $0
1363: 41 0000A802 fe 08 efffff57f7 callf $8,_XTrap
1364: 42 0000A809 00 halt
1365: 43 0000A80A
1366: 44 0000A80A
1367: 45 0000A80A
1368: 46 0000A80A
1369: 47 0000A80A
1370: 48 0000A80A
1371: 49 0000A80A
1372: 50 0000A80A
1373: 51 0000A80A
1374: 52 0000A80A
1375: 53 0000A80A
1376: 54 0000A80A
1377: 55 0000A80A 0000 .align 2 .globl _Xpowerfail _Xpowerfail:
1378: 56 0000A80C dd 01 pushl $1
1379: 57 0000A80E fe 08 efffff57eb callf $8,_XTrap
1380: 58 0000A815 00 halt
1381: 59 0000A816
1382: 60 0000A816
1383: 61 0000A816
1384: 62 0000A816
1385: 63 0000A816
1386: 64 0000A816
1387: 65 0000A816 0000 .align 2 .globl _Xhardclock _Xhardclock:
1388: 66 0000A818 6d efffff57e2 incl _clock_event
1389: 67 0000A81E 20 rei
1390: 68 0000A81F
1391: 69 0000A81F
1392: 70 0000A81F
1393: 71 0000A81F
1394: 72 0000A81F
1395: 73 0000A81F 00 .align 2 .globl _Xcnrint _Xcnrint:
1396: 74 0000A820 dd 0a pushl $0xa
1397: 75 0000A822 fe 08 efffff57d7 callf $8,_XTrap
1398: 76 0000A829 00 halt
1399: 77 0000A82A
1400: 78 0000A82A
1401: 79 0000A82A
1402: 80 0000A82A
1403: 81 0000A82A 0000 .align 2 .globl _Xcnxint _Xcnxint:
1404: 82 0000A82C 20 rei
1405: 83 0000A82D
1406: 84 0000A82D
1407: 85 0000A82D
1408: 86 0000A82D
1409: 87 0000A82D 000000 .align 2 .globl _Xs15 _Xs15:
1410: 88 0000A830 dd 10 pushl $0x10
1411: 89 0000A832 fe 08 efffff57c7 callf $8,_XTrap
1412: 90 0000A839 00 halt
1413: 91 0000A83A
1414: 92 0000A83A
1415: 93 0000A83A
1416: 94 0000A83A
1417: 95 0000A83A 0000 .align 2 .globl _Xs14 _Xs14:
1418: 96 0000A83C dd 11 pushl $0x11
1419: 97 0000A83E fe 08 efffff57bb callf $8,_XTrap
1420: 98 0000A845 00 halt
1421: 99 0000A846
1422: 100 0000A846
1423: 101 0000A846
1424: 102 0000A846
1425: 103 0000A846 0000 .align 2 .globl _Xs13 _Xs13:
1426: 104 0000A848 dd 12 pushl $0x12
1427: 105 0000A84A fe 08 efffff57af callf $8,_XTrap
1428: 106 0000A851 00 halt
1429: 107 0000A852
1430: 108 0000A852
1431: 109 0000A852
1432: 110 0000A852
1433: 111 0000A852 0000 .align 2 .globl _Xs12 _Xs12:
1434: 112 0000A854 dd 13 pushl $0x13
1435: 113 0000A856 fe 08 efffff57a3 callf $8,_XTrap
1436: 114 0000A85D 00 halt
1437: 115 0000A85E
1438: 116 0000A85E
1439: 117 0000A85E
1440: 118 0000A85E
1441: 119 0000A85E 0000 .align 2 .globl _Xs11 _Xs11:
1442: 120 0000A860 dd 14 pushl $0x14
1443: 121 0000A862 fe 08 efffff5797 callf $8,_XTrap
1444: 122 0000A869 00 halt
1445: 123 0000A86A
1446: 124 0000A86A
1447: 125 0000A86A
1448: 126 0000A86A
1449: 127 0000A86A 0000 .align 2 .globl _Xs10 _Xs10:
1450: 128 0000A86C dd 15 pushl $0x15
1451: 129 0000A86E fe 08 efffff578b callf $8,_XTrap
1452: 130 0000A875 00 halt
1453: 131 0000A876
1454: 132 0000A876
1455: 133 0000A876
1456: 134 0000A876
1457: 135 0000A876 0000 .align 2 .globl _Xs9 _Xs9:
1458: 136 0000A878 dd 16 pushl $0x16
1459: 137 0000A87A fe 08 efffff577f callf $8,_XTrap
1460: 138 0000A881 00 halt
1461: 139 0000A882
1462: 140 0000A882
1463: 141 0000A882
1464: 142 0000A882
1465: 143 0000A882 0000 .align 2 .globl _Xs8 _Xs8:
1466: 144 0000A884 dd 17 pushl $0x17
1467: 145 0000A886 fe 08 efffff5773 callf $8,_XTrap
1468: 146 0000A88D 00 halt
1469: 147 0000A88E
1470: 148 0000A88E
1471: 149 0000A88E
1472: 150 0000A88E
1473: 151 0000A88E 0000 .align 2 .globl _Xs7 _Xs7:
1474: 152 0000A890 dd 18 pushl $0x18
1475: 153 0000A892 fe 08 efffff5767 callf $8,_XTrap
1476: 154 0000A899 00 halt
1477: 155 0000A89A
1478: 156 0000A89A
1479: 157 0000A89A
1480: 158 0000A89A
1481: 159 0000A89A 0000 .align 2 .globl _Xs6 _Xs6:
1482: 160 0000A89C dd 19 pushl $0x19
1483: 161 0000A89E fe 08 efffff575b callf $8,_XTrap
1484: 162 0000A8A5 00 halt
1485: 163 0000A8A6
1486: 164 0000A8A6
1487: 165 0000A8A6
1488: 166 0000A8A6
1489: 167 0000A8A6 0000 .align 2 .globl _Xs5 _Xs5:
1490: 168 0000A8A8 dd 1a pushl $0x1a
1491: 169 0000A8AA fe 08 efffff574f callf $8,_XTrap
1492: 170 0000A8B1 00 halt
1493: 171 0000A8B2
1494: 172 0000A8B2
1495: 173 0000A8B2
1496: 174 0000A8B2
1497: 175 0000A8B2 0000 .align 2 .globl _Xs4 _Xs4:
1498: 176 0000A8B4 dd 1b pushl $0x1b
1499: 177 0000A8B6 fe 08 efffff5743 callf $8,_XTrap
1500: 178 0000A8BD 00 halt
1501: 179 0000A8BE
1502: 180 0000A8BE
1503: 181 0000A8BE
1504: 182 0000A8BE
1505: 183 0000A8BE 0000 .align 2 .globl _Xs3 _Xs3:
1506: 184 0000A8C0 dd 1c pushl $0x1c
1507: 185 0000A8C2 fe 08 efffff5737 callf $8,_XTrap
1508: 186 0000A8C9 00 halt
1509: 187 0000A8CA
1510: 188 0000A8CA
1511: 189 0000A8CA
1512: 190 0000A8CA
1513: 191 0000A8CA 0000 .align 2 .globl _Xs2 _Xs2:
1514: 192 0000A8CC dd 1d pushl $0x1d
1515: 193 0000A8CE fe 08 efffff572b callf $8,_XTrap
1516: 194 0000A8D5 00 halt
1517: 195 0000A8D6
1518: 196 0000A8D6
1519: 197 0000A8D6
1520: 198 0000A8D6
1521: 199 0000A8D6 0000 .align 2 .globl _Xs1 _Xs1:
1522: 200 0000A8D8 dd 1e pushl $0x1e
1523: 201 0000A8DA fe 08 efffff571f callf $8,_XTrap
1524: 202 0000A8E1 00 halt
1525: 203 0000A8E2
1526: 204 0000A8E2
1527: 205 0000A8E2
1528: 206 0000A8E2
1529: 207 0000A8E2
1530: 208 0000A8E2 0000 .align 2 .globl _Xiovec14 _Xiovec14:
1531: 209 0000A8E4 00 halt
1532: 210 0000A8E5 000000 .align 2 .globl _Xiovec15 _Xiovec15:
1533: 211 0000A8E8 00 halt
1534: 212 0000A8E9 000000 .align 2 .globl _Xiovec16 _Xiovec16:
1535: 213 0000A8EC 00 halt
1536: 214 0000A8ED 000000 .align 2 .globl _Xiovec17 _Xiovec17:
1537: 215 0000A8F0 00 halt
1538: 216 0000A8F1
1539: 217 0000A8F1
1540: 218 0000A8F1
1541: 219 0000A8F1
1542: 220 0000A8F1
1543: 221 0000A8F1
1544: 222 0000A8F1
1545: 223 0000A8F1
1546: 224 0000A8F1
1547: 225 0000A8F1
1548: 226 0000A8F1
1549: 227 0000A8F1
1550: 228 0000A8F1
1551: 229 0000A8F1
1552: 230 0000A8F1
1553: 231 0000A8F1
1554: 232 0000A8F1
1555: 233 0000A8F1
1556: 234 0000A8F1 000000 .align 2 .globl _Xbuserror _Xbuserror:
1557: 235 0000A8F4 dd 20 pushl $0x20
1558: 236 0000A8F6 fe 08 efffff5703 callf $8,_XTrap
1559: 237 0000A8FD 00 halt
1560: 238 0000A8FE
1561: 239 0000A8FE
1562: 240 0000A8FE
1563: 241 0000A8FE
1564: 242 0000A8FE
1565: 243 0000A8FE
1566: 244 0000A8FE
1567: 245 0000A8FE
1568: 246 0000A8FE
1569: 247 0000A8FE
1570: 248 0000A8FE
1571: 249 0000A8FE 0000 .align 2 .globl _Xkspnotval _Xkspnotval:
1572: 250 0000A900 dd 31 pushl $0x31
1573: 251 0000A902 fe 08 efffff56f7 callf $8,_XTrap
1574: 252 0000A909 00 halt
1575: 253 0000A90A
1576: 254 0000A90A
1577: 255 0000A90A
1578: 256 0000A90A
1579: 257 0000A90A
1580: 258 0000A90A 0000 .align 2 .globl _Xprvinflt _Xprvinflt:
1581: 259 0000A90C cd efffff56ee movpsl _psl_val
1582: 260 0000A912 ad 1f 08 mtpr $0x1f,$IPL
1583: 261 0000A915 3d 890080 efffff56e2 bitl $PSL_DBL,_psl_val
1584: 262 0000A91E 31 08 beql 1f
1585: 263 0000A920 27 efffff56da std _post_evt_acc
1586: 264 0000A926 11 06 brb 2f
1587: 265 0000A928 26 efffff56d2 1: stf _post_evt_acc
1588: 266 0000A92E bb 891fff efffff56c9 2: storer $0x1fff,_store_regs
1589: 267 0000A937 ed 6d efffff56c2 moval (r13),_post_event_fp
1590: 268 0000A93E ed 6e efffff56bb moval (r14),_post_event_sp
1591: 269 0000A945 dd 2c pushl $0x2c
1592: 270 0000A947 fe 08 efffff56b2 callf $8,_XTrap
1593: 271 0000A94E 00 halt
1594: 272 0000A94F
1595: 273 0000A94F
1596: 274 0000A94F
1597: 275 0000A94F
1598: 276 0000A94F
1599: 277 0000A94F
1600: 278 0000A94F 00 .align 2 .globl _Xresopflt _Xresopflt:
1601: 279 0000A950 ad 1f 08 mtpr $0x1f,$IPL
1602: 280 0000A953 cd efffff56a7 movpsl _psl_val
1603: 281 0000A959 3d 890080 efffff569e bitl $PSL_DBL,_psl_val
1604: 282 0000A962 31 09 beql 1f
1605: 283 0000A964 27 efffff5696 std _post_evt_acc
1606: 284 0000A96A 13 000c brw 2f
1607: 285 0000A96D 26 efffff568d 1: stf _post_evt_acc
1608: 286 0000A973 4d efffff568b clrl _post_evt_acc+4
1609: 287 0000A979 2:
1610: 288 0000A979 bb 891fff efffff567e storer $0x1fff,_store_regs
1611: 289 0000A982 ed 6d efffff5677 moval (r13),_post_event_fp
1612: 290 0000A989 ed 6e efffff5670 moval (r14),_post_event_sp
1613: 291 0000A990 dd 2d pushl $0x2d
1614: 292 0000A992 fe 08 efffff5667 callf $8,_XTrap
1615: 293 0000A999 00 halt
1616: 294 0000A99A
1617: 295 0000A99A
1618: 296 0000A99A 0000 .align 2 .globl _Xresadflt _Xresadflt:
1619: 297 0000A99C cd efffff565e movpsl _psl_val
1620: 298 0000A9A2 ad 1f 08 mtpr $0x1f,$IPL
1621: 299 0000A9A5 3d 890080 efffff5652 bitl $PSL_DBL,_psl_val
1622: 300 0000A9AE 31 08 beql 1f
1623: 301 0000A9B0 27 efffff564a std _post_evt_acc
1624: 302 0000A9B6 11 06 brb 2f
1625: 303 0000A9B8 26 efffff5642 1: stf _post_evt_acc
1626: 304 0000A9BE bb 891fff efffff5639 2: storer $0x1fff,_store_regs
1627: 305 0000A9C7 ed 6d efffff5632 moval (r13),_post_event_fp
1628: 306 0000A9CE ed 6e efffff562b moval (r14),_post_event_sp
1629: 307 0000A9D5 dd 2e pushl $0x2e
1630: 308 0000A9D7 fe 08 efffff5622 callf $8,_XTrap
1631: 309 0000A9DE 00 halt
1632: 310 0000A9DF
1633: 311 0000A9DF 00 .align 2 .globl _Xbptflt _Xbptflt:
1634: 312 0000A9E0 dd 33 pushl $0x33
1635: 313 0000A9E2 fe 08 efffff5617 callf $8,_XTrap
1636: 314 0000A9E9 00 halt
1637: 315 0000A9EA
1638: 316 0000A9EA 0000 .align 2 .globl _Xtracep _Xtracep:
1639: 317 0000A9EC cd efffff560e movpsl _psl_val
1640: 318 0000A9F2 ad 1f 08 mtpr $0x1f,$IPL
1641: 319 0000A9F5 3d 890080 efffff5602 bitl $PSL_DBL,_psl_val
1642: 320 0000A9FE 31 08 beql 1f
1643: 321 0000AA00 27 efffff55fa std _post_evt_acc
1644: 322 0000AA06 11 06 brb 2f
1645: 323 0000AA08 26 efffff55f2 1: stf _post_evt_acc
1646: 324 0000AA0E bb 891fff efffff55e9 2: storer $0x1fff,_store_regs
1647: 325 0000AA17 dd 32 pushl $0x32
1648: 326 0000AA19 fe 08 efffff55e0 callf $8,_XTrap
1649: 327 0000AA20 00 halt
1650: 328 0000AA21
1651: 329 0000AA21
1652: 330 0000AA21
1653: 331 0000AA21
1654: 332 0000AA21
1655: 333 0000AA21
1656: 334 0000AA21 000000 .align 2 .globl _Xarithtrap _Xarithtrap:
1657: 335 0000AA24 ad 1f 08 mtpr $0x1f,$IPL
1658: 336 0000AA27 cd efffff55d3 movpsl _psl_val
1659: 337 0000AA2D 3d 890080 efffff55ca bitl $PSL_DBL,_psl_val
1660: 338 0000AA36 31 09 beql 1f
1661: 339 0000AA38 27 efffff55c2 std _post_evt_acc
1662: 340 0000AA3E 13 000c brw 2f
1663: 341 0000AA41 1:
1664: 342 0000AA41 26 efffff55b9 stf _post_evt_acc
1665: 343 0000AA47 4d efffff55b7 clrl _post_evt_acc+4
1666: 344 0000AA4D 2:
1667: 345 0000AA4D bb 891fff efffff55aa storer $0x1fff,_store_regs
1668: 346 0000AA56 ed 6d efffff55a3 moval (r13),_post_event_fp
1669: 347 0000AA5D ed 6e efffff559c moval (r14),_post_event_sp
1670: 348 0000AA64 dd 34 pushl $0x34
1671: 349 0000AA66 fe 08 efffff5593 callf $8,_XTrap
1672: 350 0000AA6D 00 halt
1673: 351 0000AA6E
1674: 352 0000AA6E
1675: 353 0000AA6E 0000 .align 2 .globl _Xprotflt _Xprotflt:
1676: 354 0000AA70 cd efffff558a movpsl _psl_val
1677: 355 0000AA76 ed 6e efffff5583 moval (r14),_post_event_sp
1678: 356 0000AA7D dd 2f pushl $0x2f
1679: 357 0000AA7F fe 08 efffff557a callf $8,_XTrap
1680: 358 0000AA86 00 halt
1681: 359 0000AA87 00 .align 2 .globl _Xtransflt _Xtransflt:
1682: 360 0000AA88 dd 30 pushl $0x30
1683: 361 0000AA8A fe 08 efffff556f callf $8,_XTrap
1684: 362 0000AA91 00 halt
1685: 363 0000AA92 0000 .align 2 .globl _Xalignflt _Xalignflt:
1686: 364 0000AA94 cd efffff5566 movpsl _psl_val
1687: 365 0000AA9A ad 1f 08 mtpr $0x1f,$IPL
1688: 366 0000AA9D 3d 890080 efffff555a bitl $PSL_DBL,_psl_val
1689: 367 0000AAA6 31 08 beql 1f
1690: 368 0000AAA8 27 efffff5552 std _post_evt_acc
1691: 369 0000AAAE 11 06 brb 2f
1692: 370 0000AAB0 26 efffff554a 1: stf _post_evt_acc
1693: 371 0000AAB6 bb 891fff efffff5541 2: storer $0x1fff,_store_regs
1694: 372 0000AABF dd 35 pushl $0x35
1695: 373 0000AAC1 fe 08 efffff5538 callf $8,_XTrap
1696: 374 0000AAC8 00 halt
1697: 375 0000AAC9 000000 .align 2 .globl _Xfpp_emulate _Xfpp_emulate:
1698: 376 0000AACC cd efffff552e movpsl _psl_val
1699: 377 0000AAD2 bb 891fff efffff5525 storer $0x1fff,_store_regs
1700: 378 0000AADB ed 6d efffff551e moval (r13),_post_event_fp
1701: 379 0000AAE2 ed 6e efffff5517 moval (r14),_post_event_sp
1702: 380 0000AAE9 dd 37 pushl $0x37
1703: 381 0000AAEB fe 08 efffff550e callf $8,_XTrap
1704: 382 0000AAF2 00 halt
1705: 383 0000AAF3
1706: 384 0000AAF3 alltraps:
1707: 385 0000AAF3 00 halt
1708: 386 0000AAF4
1709: 387 0000AAF4 .align 2 .globl _Xkcall _Xkcall:
1710: 388 0000AAF4 dd 2b pushl $0x2b
1711: 389 0000AAF6 fe 08 efffff5503 callf $8,_XTrap
1712: 390 0000AAFD 00 halt
1713: 391 0000AAFE
1714: 392 0000AAFE
1715: 393 0000AAFE # 741 ""
1716: 741 0000AAFE
1717: 742 0000AAFE
1718: 743 0000AAFE
1719: 744 0000AAFE
1720: 745 0000AAFE
1721: 746 0000AAFE
1722: 747 0000AAFE .set MEMUNIT,64*1024
1723: 748 0000AAFE .set MAXPHYSMEM,8*1024*1024-1
1724: 749 0000AAFE .set ERRCD,0x7
1725: 750 0000AAFE .set APE,0x1
1726: 751 0000AAFE .set DCE,0x3
1727: 752 0000AAFE .set VTO,0x4
1728: 753 0000AAFE
1729: 754 0000AAFE
1730: 755 0000AAFE
1731: 756 0000AAFE
1732: 757 0000AAFE
1733: 758 0000AAFE
1734: 759 0000AAFE
1735: 760 0000AAFE
1736: 761 0000AAFE
1737: 762 0000AAFE
1738: 763 0000AAFE .globl start
1739: 764 0000AAFE start:
1740: 765 0000AAFE ad 00 09 mtpr $0,$MME
1741: 766 0000AB01 0d 50 efffff54f8 movl r0,_run_list
1742: 767 0000AB08 0d 51 efffff54f1 movl r1,_OPTIONS
1743: 768 0000AB0F 4d efffff54eb clrl _nonstop
1744: 769 0000AB15 0d 52 efffff54e4 movl r2,_count
1745: 770 0000AB1C 21 07 bneq 1f
1746: 771 0000AB1E 0d 01 efffff54db movl $1,_count
1747: 772 0000AB25 81 07 1: bgeq 1f
1748: 773 0000AB27 0d 01 efffff54d2 movl $1,_nonstop
1749: 774 0000AB2E 1:
1750: 775 0000AB2E 4d efffff54cc clrl _no_fpp_wcs
1751: 776 0000AB34 ad 890400 1b mtpr $0x400,$DCR
1752: 777 0000AB39 5d 51 tstl r1
1753: 778 0000AB3B 21 07 bneq 1f
1754: 779 0000AB3D 0d 01 efffff54bc movl $1,_no_fpp_wcs
1755: 780 0000AB44 1:
1756: 781 0000AB44 e9 effffff8b6 50 movab _scb,r0
1757: 782 0000AB4B ac 8f3ffffc00 50 andl2 $0x3ffffc00,r0
1758: 783 0000AB52 ad 50 12 mtpr r0,$SCBB
1759: 784 0000AB55 ad 1f 08 mtpr $0x1f,$IPL
1760: 785 0000AB58
1761: 786 0000AB58
1762: 787 0000AB58 # clear the option flags
1763: 788 0000AB58
1764: 789 0000AB58 4d efffff54a2 clrl _halt_flg
1765: 790 0000AB5E 4d efffff549c clrl _loop_on_err
1766: 791 0000AB64 0d 01 efffff5495 movl $1,_prt_error
1767: 792 0000AB6B 0d 01 efffff548e movl $1,_prt_hdrs
1768: 793 0000AB72 0d 01 efffff5487 movl $1,_en_data_cache
1769: 794 0000AB79
1770: 795 0000AB79
1771: 796 0000AB79 # set the option flags as needed
1772: 797 0000AB79
1773: 798 0000AB79 3d 01 efffff5480 bitl $1,_OPTIONS
1774: 799 0000AB80 31 07 beql 1f
1775: 800 0000AB82 0d 01 efffff5477 movl $1,_halt_flg
1776: 801 0000AB89 1:
1777: 802 0000AB89 3d 02 efffff5470 bitl $2,_OPTIONS
1778: 803 0000AB90 31 07 beql 1f
1779: 804 0000AB92 0d 01 efffff5467 movl $1,_loop_on_err
1780: 805 0000AB99 1:
1781: 806 0000AB99 3d 04 efffff5460 bitl $4,_OPTIONS
1782: 807 0000ABA0 31 06 beql 1f
1783: 808 0000ABA2 4d efffff5458 clrl _prt_error
1784: 809 0000ABA8 1:
1785: 810 0000ABA8 3d 08 efffff5451 bitl $8,_OPTIONS
1786: 811 0000ABAF 31 06 beql 1f
1787: 812 0000ABB1 4d efffff5449 clrl _prt_hdrs
1788: 813 0000ABB7 1:
1789: 814 0000ABB7 3d 10 efffff5442 bitl $16,_OPTIONS
1790: 815 0000ABBE 31 06 beql 1f
1791: 816 0000ABC0 4d efffff543a clrl _en_data_cache
1792: 817 0000ABC6 1:
1793: 818 0000ABC6
1794: 819 0000ABC6 cd 51 movpsl r1
1795: 820 0000ABC8 ac 89ff00 51 andl2 $0xffffff00,r1
1796: 821 0000ABCD 1d 51 8f041f0000 cmpl r1,$0x041f0000
1797: 822 0000ABD4 31 0b beql 1f
1798: 823 0000ABD6 0d 01 50 2: movl $1,r0
1799: 824 0000ABD9 0d 8f041f0000 52 movl $0x041f0000,r2
1800: 825 0000ABE0 00 halt
1801: 826 0000ABE1
1802: 827 0000ABE1
1803: 828 0000ABE1
1804: 829 0000ABE1
1805: 830 0000ABE1
1806: 831 0000ABE1 1:
1807: 832 0000ABE1 4d efffff6095 clrl _clk_cnt
1808: 833 0000ABE7 0d 07 50 movl $7,r0
1809: 834 0000ABEA e9 efffff5410 movab _Hardclk,_scb[r0]
1810: 40effffff80a
1811: 835 0000ABF6
1812: 836 0000ABF6 0d 8f00001800 50 movl $_intstack+NISP* 1024,r0
1813: 837 0000ABFD ac 8f3fffffff 50 andl2 $0x3fffffff,r0
1814: 838 0000AC04 ad 50 0f mtpr r0,$ISP
1815: 839 0000AC07 0d 50 5e movl r0,sp
1816: 840 0000AC0A e9 6e 5d movab (sp),fp
1817: 841 0000AC0D
1818: 842 0000AC0D
1819: 843 0000AC0D
1820: 844 0000AC0D
1821: 845 0000AC0D
1822: 846 0000AC0D 3:
1823: 847 0000AC0D e9 effffff7ed 57 movab esysdata,r7
1824: 848 0000AC14 e9 efffff5fe6 56 movab _restart,r6
1825: 849 0000AC1B 4d 66 1: clrl (r6)
1826: 850 0000AC1D 0c 04 56 1d 56 57 51 f6 addl2 $4,r6;cmpl r6,r7;bleq 1b;
1827: 851 0000AC25
1828: 852 0000AC25 .globl _ready
1829: 853 0000AC25 _ready:
1830: 854 0000AC25 ad 8840 1b mtpr $64,$DCR
1831: 855 0000AC29 bc 8f3ffffc00 8f000003ff andl3 $0x3ffffc00,$_end+ 1024-1,_endprog
1832: efffff604f
1833: 856 0000AC39
1834: 857 0000AC39 ad 8f00002400 0e mtpr $_pcb0,$0xe
1835: 858 0000AC40 e9 efffff77ba 50 movab _pcb0,r0
1836: 859 0000AC47 e9 efffffdbb3 60 movab ekstack,PCB_KSP(r0)
1837: 860 0000AC4E e9 ef00000c31 a004 movab eustack,PCB_USP(r0)
1838: 861 0000AC56 bd 02 a048 mfpr $P0BR,PCB_P0BR(r0)
1839: 862 0000AC5A bd 03 a04c mfpr $P0LR,PCB_P0LR(r0)
1840: 863 0000AC5E 0d 8f0001f000 a044 movl $0x001f000,PCB_PSL(r0)
1841: 864 0000AC66 60 ldpctx
1842: 865 0000AC67
1843: 866 0000AC67 ad 01 17 mtpr $1,$PACC
1844: 867 0000AC6A ad 01 0d mtpr $1,$CCK
1845: 868 0000AC6D ad 02 1b mtpr $2,$27
1846: 869 0000AC70 4d efffff538a clrl _cycle
1847: 870 0000AC76 4d efffff6004 clrl _errcnt
1848: 871 0000AC7C 4d efffff537e clrl _error
1849: 872 0000AC82 fe 04 efffff5377 callf $4,_monitor
1850: 873 0000AC89
1851: 874 0000AC89
1852: 875 0000AC89
1853: 876 0000AC89 #
1854: 877 0000AC89
1855: 878 0000AC89
1856: 879 0000AC89
1857: 880 0000AC89 .globl _Esys
1858: 881 0000AC89 _Esys:
1859: 882 0000AC89 **** .space 1024
1860: 883 0000B089
1861: 884 0000B089 .globl _Ustack
1862: 885 0000B089 _Ustack:
1863: 886 0000B089 **** .space (2* 1024)-4
1864: 887 0000B885 .globl eustack
1865: 888 0000B885 eustack:
1866: 889 0000B885 00000000 .long 0
1867: 890 0000B889
1868: 891 0000B889 .globl U_area
1869: 892 0000B889 U_area:
1870: 893 0000B889
1871: 893 0000B889
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.