![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to negd.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / d / macro4|
Return to negd.c CVS log | Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / d / macro4 |
Power 6/32 Unix version 1.21
#include "fpp_defs.h"
/*****************************************************************************
*
* NEGD - DOUBLE PRECISION FLOATING POINT LOAD_NEGATE TEST
*
*****************************************************************************/
negd()
{
asm(".globl _negd_t");
asm("_negd_t:"); /* entry address */
if( ( cycle ==1 ) && ( prt_hdrs ) ) /* print headers on 1st pass */
writes(" NEGD");
negd_1(); /* negate through the cache */
negd_2(); /* register stability */
negd_3(); /* PSL stability test */
asm("jmp *return"); /* return to the test monitor */
}
/************************************************************************
*
* SUBTEST 1 - negate through memory
*
************************************************************************/
negd_1()
{
force_loop = FALSE;
subtest = 1;
for( index = 0; index < max_lnd_1_index; index++ ) {
dbl_ld_acc = lnd_1_data[index].ld; /* get value to negate */
dbl_expected = lnd_1_data[index].exp; /* expected result */
/*
* If LOOP ON ERROR is set, this is the loop for this subtest.
* The force loop flag is set after the first error.
*/
asm("_negd_1_lp1:");
asm("ldd _dbl_ld_acc"); /* load the value */
asm("negd"); /* negate the value */
asm("std _dbl_st_acc"); /* store the result */
if( force_loop )
asm("brb _negd_1_lp1");; /* loop on the error */
/*
* end error loop - test the results
*/
if( (dbl_st_acc.m != dbl_expected.m ) || /* COMPARE the values*/
(dbl_st_acc.l != dbl_expected.l ) ) {
errcnt++; /* bump the error count */
if( prt_error ) {
writes(" \n"); /* start a new print line */
writes("cycle: ");
writed( cycle );
writes(" NEGD test ");
writed( test_no );
writes(", subtest 1 (Cache Data) - BAD FINAL ACC\n");
print_negd_data();
writes(", index = ");
writed( index );
writec('\n');
writes(" Acc expected = ");
write32h( dbl_expected.m );
writec(' ');
write32h( dbl_expected.l );
writec('\n');
}
if( halt_flg )
negd_er_halt( BAD_ACC_HLT ); /* halt on the error */
if( loop_on_err ) {
force_loop = TRUE; /* set the force loop flag */
asm("brw _negd_1_lp1");; /* and loop on the error */
} /* end of loop on error */
} /* end of compare error */
} /* end of WHILE loop */
} /* end of subtest 1 */
/************************************************************************
*
* SUBTEST 2 - Check for register corruption
*
************************************************************************/
negd_2()
{
force_loop = FALSE; /* clear force_loop flg */
subtest = 2;
fill_reg_buf( load_regs ); /* get patterns for regs */
index = 0;
dbl_ld_acc = lnd_1_data[0].ld; /* get value to negate */
/* if( no_fpp_wcs ) /* */
/* dbl_expected = dbl_ld_acc; /* expected = loaded */
/* else /* */
/* dbl_expected = lnd_1_data[index].exp; /* expected result */
/*
* If LOOP ON ERROR is set, this is the loop for this subtest.
* The force loop flag is set after the first error.
*/
asm("ldd _dbl_ld_acc"); /* load the initial value */
asm("_negd_2_lp1:");
asm("loadr $0x1fff,_load_regs"); /* load regs 0 - 12 */
asm("nop");
asm("negd"); /* negate the value */
asm("nop");
asm("storer $0x1fff,_store_regs"); /* store regs 0 - 12 */
asm("std _dbl_st_acc"); /* save the accumulator */
if( force_loop )
asm("brb _negd_2_lp1");; /* loop on the error */
/*
* Now compare the stored register values to those that were loaded
*/
index2 = 0;
while( (load_regs[index2] == store_regs[index2]) && (index2 < 13) )
index2++; /* check reg values */
if( index2 < 13 ) { /* error if index2 < 13 */
errcnt++; /* bump the error count */
if( prt_error ) {
writes(" \n"); /* start a new print line */
writes("cycle: ");
writed( cycle );
writes(" NEGD test ");
writed( test_no );
writes(", subtest 2 - A REGISTER WAS MODIFIED\n");
print_negd_data(); /* print the operands */
writes("\n");
writes("register "); /* print the information */
writed( index2 ); /* about the corrupted */
writes(" = "); /* register */
write32h( store_regs[index2] );
writes(", should be = ");
write32h( load_regs[index2] );
writes("\n");
}
if( halt_flg )
negd_er_halt( BAD_REG_HLT ); /* halt on the error */
if( loop_on_err ) {
force_loop = TRUE; /* set the force loop flag */
asm("brw _negd_2_lp1");; /* and loop on the error */
} /* end of loop on error */
} /* end of register corruption error */
} /* end of subtest 2 */
/************************************************************************
*
* SUBTEST 3 - Check for PSL corruption
*
************************************************************************/
negd_3()
{
force_loop = FALSE; /* clear force_loop flg */
subtest = 3;
fill_reg_buf( load_regs ); /* get patterns for regs */
for( index = 0; index < 3; index++ ) {
dbl_ld_acc = lnd_1_data[index].ld; /* get value to negate */
/* if( no_fpp_wcs ) /* */
/* dbl_expected = dbl_ld_acc; /* expected = loaded */
/* else /* */
/* dbl_expected = lnd_1_data[index].exp; /* expected result */
sgl_dummy1 = status_array[status_index]; /* status = +, -, 0 */
/*
* If LOOP ON ERROR is set, this is the loop for this subtest.
* The force loop flag is set after the first error.
*/
asm("_negd_3_lp1:");
asm("ldd _dbl_ld_acc"); /* load the initial value */
asm("tstl _sgl_dummy1"); /* set the PSL status */
asm("movpsl _init_psl"); /* save the initial PSL */
asm("negd"); /* negate the value */
asm("nop");
asm("movpsl _psl_val"); /* save the final PSL */
asm("std _dbl_st_acc"); /* save the accumulator */
if( force_loop )
asm("brb _negd_3_lp1");; /* loop on the error */
/*
* Now compare the final PSL to the initial PSL -they should be the same
*/
exp_psl = init_psl;
if( psl_val != exp_psl ) {
errcnt++; /* bump the error count */
if( prt_error ) {
writes(" \n"); /* start a new print line */
writes("cycle: ");
writed( cycle );
writes(" NEGD test ");
writed( test_no );
writes(", subtest 3 - INCORRECT FINAL PSL\n");
print_negd_data(); /* print the operands */
writes("\n");
writes("initial PSL = ");
write32h( init_psl );
writes(", final PSL = ");
write32h( psl_val );
writes(", expected PSL = ");
write32h( exp_psl );
writes("\n");
}
if( halt_flg )
negd_er_halt( BAD_PSL_HLT ); /* halt on the error */
if( loop_on_err ) {
force_loop = TRUE; /* set the force loop flag */
asm("brw _negd_3_lp1");; /* and loop on the error */
} /* end of loop on error */
} /* end of PSL corruption error */
} /* end of WHILE loop */
} /* end of subtest 3 */
/**************************************************************************
*
* PRINT THE DATA AND STORE RESULTS
*
* initial Acc = xxxxxxxx xxxxxxxx, final Acc = xxxxxxxx xxxxxxxx, index = xx
* expected = xxxxxxxx xxxxxxxx
**************************************************************************/
print_negd_data()
{
writes("initial Acc = ");
write32h( dbl_ld_acc.m );
writec(' ');
write32h( dbl_ld_acc.l );
writes(", final Acc = ");
write32h( dbl_st_acc.m );
writec(' ');
write32h( dbl_st_acc.l );
}
/**************************************************************************
*
* HALT ON ERROR ROUTINE
*
**************************************************************************/
negd_er_halt( halt_code )
int halt_code;
{
sgl_value_1 = dbl_ld_acc.m;
sgl_value_2 = dbl_ld_acc.l;
sgl_value_3 = dbl_st_acc.m;
sgl_value_4 = dbl_st_acc.l;
sgl_dummy1 = halt_code; /* get the error type */
asm("movl _test_no,r0"); /* r0 = test number */
asm("movl _subtest,r1"); /* r1 = subtest number */
asm("movl _sgl_dummy1,r2"); /* r2 = error code */
asm("movl _cycle,r3"); /* r3 = cycle count */
asm("movl _sgl_value_1,r4"); /* r4 = MS operand 1 */
asm("movl _sgl_value_2,r5"); /* r5 = LS operand 1 */
asm("movl _sgl_value_3,r6"); /* r6 = MS stored */
asm("movl _sgl_value_4,r7"); /* r7 = LS stored */
if( halt_code == BAD_ACC_HLT ) {
sgl_value_1 = dbl_expected.m;
sgl_value_2 = dbl_expected.l;
asm("movl _sgl_value_1,r8"); /* r8 = MS expected */
asm("movl _sgl_value_2,r9"); /* r9 = LS expected */
asm("movl _index,r10"); /* r10 = data index */
} else
if( halt_code == BAD_REG_HLT ) {
sgl_dummy1 = load_regs[index2];
sgl_dummy2 = store_regs[index2];
asm("movl _index2,r8"); /* r8 = bad register # */
asm("movl _sgl_dummy2,r9"); /* r9 = actual value */
asm("movl _sgl_dummy1,r10"); /* r10 = expected value */
} else
if( halt_code == BAD_PSL_HLT ) {
asm("movl _init_psl,r8"); /* r8 = initial PSL */
asm("movl _psl_val,r9"); /* r9 = final PSL */
asm("movl _exp_psl,r10"); /* r10 = expected PSL */
};
asm("halt"); /* HALT ... */
}
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.