|
|
1.1 root 1: /* prvreg.h 10/6/82 */
2:
3:
4: /* privileged registers constants (addresses) */
5:
6:
7:
8: .globl SBR
9: .set SBR,0 /*system base register */
10:
11: .globl SLR
12: .set SLR,1 /*system length reg */
13:
14: .set P0BR,2 /*p0 base reg */
15: .globl P0LR
16: .set P0LR,3 /*p0 length reg */
17: .set P1BR,4 /*p1 base reg */
18: .set P1LR,5 /*p1 length reg */
19: .set P2BR,6 /*p2 base reg */
20: .set P2LR,7 /*p2 length reg */
21: .set IPL,8 /*int priority level reg */
22: .set MME,9 /*memory mgmt enable reg */
23: .globl TBIA
24: .set TBIA,10 /*trans buf invalidate all */
25: /*entries */
26: .set TBIS,11 /*trans buf invalidate single */
27: /*entry */
28: .set DCK,12 /*data cache key */
29: .set CCK,13 /*code cache key */
30: .set PCBB,14 /*process control block base */
31: .set ISP,15 /*interrupt stack pointer */
32: .set SIRR,16 /*software int request reg */
33: .set SISR,17 /*software int summary reg */
34: .set SCBB,18 /*system control block base reg */
35: .set KSP,19 /*kernel stack pointer reg */
36: .set USP,20 /*user stack pointer */
37: .set P1CC,21 /*purge (invalidate) one page */
38: /*of code cache */
39: .globl DCB
40: .set DCB,22
41: .set PACC,23 /*purge (invalidate) all pages */
42: /*of process in code cache */
43: .set P1DC,24 /*purge one page of data cache */
44: .globl PADC
45: .set PADC,25 /*purge all the pages of */
46: /*process in data cache */
47: .set HISR,26 /* Hardware interrupt summary reg */
48: .globl DCR
49: .set DCR,27 /* Diagnostic control register */
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.