Return to mem.h CVS log

Up to [Power 6/32 Unix Tahoe 4.2BSD] / cci / sys / tahoe

Annotation of cci/sys/tahoe/mem.h, revision 1.1.1.1

1.1       root        1: /*     mem.h   4.9     81/04/03        */
                      2: /*     Tahoe version   Dec 1982        */
                      3: 
                      4: /*
                      5:  * Memory controller registers
                      6:  *
                      7:  */
                      8: 
                      9: 
                     10: /*
                     11:  * Some bits definition for MCR
                     12:  */
                     13: 
                     14: #define        EED     0x01            /* Enable error detection */
                     15: #define        EEC     0x02            /* Enable error correction */
                     16: #define        WMD     0x04            /* Write memory diagnostic */
                     17: #define        RMD     0x08            /* Read memory diagnostic */
                     18: #define        INT     0x20            /* Init = power on bit */
                     19: #define        CEC     0x40            /* Clear error count */
                     20: #define        CME     0x80            /* Clear memory error */
                     21: #define        CMEC    0xff00          /* Corrected memory error count (mask) */
                     22: 
                     23: /* shifts to get the values of MCR fields. */
                     24:  
                     25: #define        EECSHFT         0x01            /* Enable error correction */
                     26: #define        WMDSHFT         0x02            /* Write memory diagnostic */
                     27: #define        RMDSHFT         0x03            /* Read memory diagnostic */
                     28: #define        INTSHFT         0x05            /* Init = power on bit */
                     29: #define        CECSHFT         0x06            /* Clear error count */
                     30: #define        CMESHFT         0x07            /* Clear memory error */
                     31: #define        CMECSHFT        0x08            /* Corrected memory error count (mask) */
                     32: /*
                     33:  * MER bits
                     34:  */
                     35: 
                     36: #define        ERRCD   0x07            /* Error code (mask) */
                     37: #define    APE 1       /* Address parity error */
                     38: #define    DPE 2       /* Data parity error */
                     39: #define    DCE 3       /* Data check error */
                     40: #define    VTO 4       /* Versabus timeout */
                     41: #define    VBE 5       /* Versabus error */
                     42: #define    NEM 6       /* Non-existent memory */
                     43: 
                     44: #define        AXE     0x08            /* Adapter external error */
                     45: #define        ERM     0x10            /* Error master (0=CPU, 1=Versabus) */
                     46: #define        IVV     0x100           /* Illegal Versabus vector */
                     47: 
                     48: /*
                     49:  * MCBR bits
                     50:  */
                     51: 
                     52: #define        MCBR    0xffff0000
                     53: #define        MEAR    0xffff0000
                     54: 

This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.