|
|
1.1 root 1: /*
2: * Cisco router simulation platform.
3: * Copyright (c) 2005-2007 Christophe Fillot ([email protected])
4: *
5: * Cisco c3745 I/O FPGA.
6: */
7:
8: #ifndef __DEV_C3745_IOFPGA_H__
9: #define __DEV_C3745_IOFPGA_H__
10:
11: /* Forward declaration for IO_FPGA private data */
12: struct c3745_iofpga_data;
13:
14: /* Trigger a Network IRQ for the specified slot/port */
15: void dev_c3745_iofpga_net_set_irq(struct c3745_iofpga_data *d,
16: u_int slot,u_int port);
17:
18: /* Clear a Network IRQ for the specified slot/port */
19: void dev_c3745_iofpga_net_clear_irq(struct c3745_iofpga_data *d,
20: u_int slot,u_int port);
21:
22: /* Create the c3745 I/O FPGA */
23: int dev_c3745_iofpga_init(c3745_t *router,m_uint64_t paddr,m_uint32_t len);
24:
25: #endif
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.