|
|
coherent
Line Name EIA CCITT DTE-DCE Description ------------------------------------------------------------------------------ 1 FG AA 101 ---- Frame ground 2 TD BA 103 ---> Transmitted data 3 RD BB 104 <--- Received data 4 RTS CA 105 ---> Request to send 5 CTS CB 106 <--- Clear to send 6 DSR CC 107 <--- Data set ready 7 SG AB 102 ---- Signal ground 8 DCD CF 109 <--- Data carrier detect 9 - - - - Positive DC test voltage 10 - - - - Negative DC test voltage 11 QM - - <--- Equalizer mode 12 SDCD SCF 122 <--- Secondary data carrier detect 13 SCTS SCB 121 <--- Secondary clear to send 14 STD SBA 118 ---> Secondary transmitted data 15 TC DB 114 <--- Transmitter clock 16 SRD SBB 119 <--- Secondary receiver clock 17 RC DD 115 ---> Receiver clock 18 DCR - - <--- Divided clock receiver 19 SRTS SCA 120 ---> Secondary request to send 20 DTR CD 108.2 ---> Data terminal ready 21 SQ CG 110 <--- Signal quality 22 RI CE 125 <--- Ring indicator 23 - CH 111 ---> Data rate selector - CI 112 <--- Data rate selector 24 TC DA 113 <--- Transmitted clock 25 - - - - Busy signal to delay transfer
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.