![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to convex.h CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [GCC 2.x] / gcc / config / convex|
Return to convex.h CVS log | Up to [GCC 2.x] / gcc / config / convex |
1.1 root 1: /* Definitions of target machine for GNU compiler. Convex version.
2: Copyright (C) 1988, 1993 Free Software Foundation, Inc.
3:
4: This file is part of GNU CC.
5:
6: GNU CC is free software; you can redistribute it and/or modify
7: it under the terms of the GNU General Public License as published by
8: the Free Software Foundation; either version 2, or (at your option)
9: any later version.
10:
11: GNU CC is distributed in the hope that it will be useful,
12: but WITHOUT ANY WARRANTY; without even the implied warranty of
13: MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14: GNU General Public License for more details.
15:
16: You should have received a copy of the GNU General Public License
17: along with GNU CC; see the file COPYING. If not, write to
18: the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. */
19:
20:
21: /* Standard GCC variables that we reference. */
22:
23: extern int target_flags;
24:
25: /* Convex machine-specific flags
26: -mc1 target instruction set, libraries, scheduling
27: -mc2
28: -mc32
29: -mc34
30: -mc38
31: -margcount use standard calling sequence, with arg count word
32: -mno-argcount don't push arg count, depend on symbol table
33: -margcount-nop place arg count in a nop instruction (faster than push)
34: -mvolatile-cache use data cache for volatile mem refs (default)
35: -mvolatile-nocache bypass data cache for volatile mem refs
36: -mlong32 cc- and libc-compatible 32-bit longs
37: -mlong64 64-bit longs
38: */
39:
40: /* Macro to define tables used to set -mXXX flags.
41: This is a list in braces of pairs in braces,
42: each pair being { "NAME", VALUE }
43: where VALUE is the bits to set or minus the bits to clear.
44: An empty string NAME is used to identify the default VALUE. */
45:
46: #ifndef TARGET_DEFAULT
47: #error Use one of convex1.h, convex2.h, etc.
48: #endif
49:
50: #define TARGET_SWITCHES \
51: { { "c1", 001 }, \
52: { "c2", 002 }, \
53: { "c32", 004 }, \
54: { "c34", 010 }, \
55: { "c38", 020 }, \
56: { "argcount", 0100 }, \
57: { "argcount-nop", 0200 }, \
58: { "no-argcount", -0300 }, \
59: { "volatile-cache", -0400 }, \
60: { "no-volatile-cache", 0400 }, \
61: { "volatile-nocache", 0400 }, \
62: { "long64", 01000 }, \
63: { "long32", -01000 }, \
64: { "", TARGET_DEFAULT }}
65:
66: /* Macros used in the machine description to test the flags. */
67:
68: #define TARGET_C1 (target_cpu == 0)
69: #define TARGET_C2 (target_cpu == 1)
70: #define TARGET_C34 (target_cpu == 2)
71: #define TARGET_C38 (target_cpu == 3)
72: #define TARGET_ARGCOUNT (target_flags & 0100)
73: #define TARGET_ARGCOUNT_NOP (target_flags & 0200)
74: #define TARGET_LONG64 (target_flags & 01000)
75: #define TARGET_VOLATILE_NOCACHE (target_flags & 0400)
76:
77: #define OVERRIDE_OPTIONS \
78: { \
79: extern int dollars_in_ident; \
80: init_convex (); \
81: /* To compile system header files, allow $ in identifiers even if -ansi */ \
82: dollars_in_ident = 1; \
83: if ((target_flags & 077) != (TARGET_DEFAULT & 077)) \
84: target_flags &= ~TARGET_DEFAULT; \
85: if (target_flags & 001) \
86: target_cpu = 0; \
87: else if (target_flags & 006) \
88: target_cpu = 1; \
89: else if (target_flags & 010) \
90: target_cpu = 2; \
91: else if (target_flags & 020) \
92: target_cpu = 3; \
93: }
94:
95: /* Names to predefine in the preprocessor for this target machine. */
96:
97: #define CPP_PREDEFINES "-Dconvex -Dunix"
98:
99: /* Print subsidiary information on the compiler version in use. */
100:
101: #define TARGET_VERSION fprintf (stderr, " (convex)");
102:
103: /* Target-dependent specs.
104: Some libraries come in c1 and c2+ versions; use the appropriate ones.
105: Make a target-dependent __convex_cxx__ define to relay the target cpu
106: to the program being compiled. */
107:
108: #if TARGET_DEFAULT & 1
109:
110: /* C1 default */
111:
112: #if _IEEE_FLOAT_
113:
114: #define CPP_SPEC \
115: "%{!mc2:%{!mc32:%{!mc34:%{!mc38:-D__convex_c1__}}}} \
116: %{mc2:-D__convex_c2__} \
117: %{mc32:-D__convex_c32__} \
118: %{mc34:-D__convex_c34__} \
119: %{mc38:-D__convex_c38__} \
120: %{fno-builtin:-D__NO_INLINE} \
121: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
122: -D_IEEE_FLOAT_ \
123: %{.S:-P} \
124: %{!traditional:-D__stdc__} \
125: %{!traditional:-D_LONGLONG} \
126: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
127: %{!ansi:-D_POSIX_SOURCE} \
128: %{!ansi:-D_CONVEX_SOURCE}"
129:
130: #else
131:
132: #define CPP_SPEC \
133: "%{!mc2:%{!mc32:%{!mc34:%{!mc38:-D__convex_c1__}}}} \
134: %{mc2:-D__convex_c2__} \
135: %{mc32:-D__convex_c32__} \
136: %{mc34:-D__convex_c34__} \
137: %{mc38:-D__convex_c38__} \
138: %{fno-builtin:-D__NO_INLINE} \
139: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
140: -D_CONVEX_FLOAT_ \
141: %{.S:-P} \
142: %{!traditional:-D__stdc__} \
143: %{!traditional:-D_LONGLONG} \
144: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
145: %{!ansi:-D_POSIX_SOURCE} \
146: %{!ansi:-D_CONVEX_SOURCE}"
147:
148: #endif
149:
150: #define LIB_SPEC \
151: "%{!mc2:%{!mc32:%{!mc34:%{!mc38:-lC1%{traditional:_old}%{p:_p}%{pg:_p}}}}} \
152: %{mc2:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
153: %{mc32:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
154: %{mc34:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
155: %{mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
156: -lc%{traditional:_old}%{p:_p}%{pg:_p}"
157:
158: #endif
159:
160: #if TARGET_DEFAULT & 2
161:
162: /* C2 default */
163:
164: #if _IEEE_FLOAT_
165:
166: #define CPP_SPEC \
167: "%{mc1:-D__convex_c1__} \
168: %{!mc1:%{!mc32:%{!mc34:%{!mc38:-D__convex_c2__}}}} \
169: %{mc32:-D__convex_c32__} \
170: %{mc34:-D__convex_c34__} \
171: %{mc38:-D__convex_c38__} \
172: %{fno-builtin:-D__NO_INLINE} \
173: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
174: -D_IEEE_FLOAT_ \
175: %{.S:-P} \
176: %{!traditional:-D__stdc__} \
177: %{!traditional:-D_LONGLONG} \
178: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
179: %{!ansi:-D_POSIX_SOURCE} \
180: %{!ansi:-D_CONVEX_SOURCE}"
181:
182: #else
183:
184: #define CPP_SPEC \
185: "%{mc1:-D__convex_c1__} \
186: %{!mc1:%{!mc32:%{!mc34:%{!mc38:-D__convex_c2__}}}} \
187: %{mc32:-D__convex_c32__} \
188: %{mc34:-D__convex_c34__} \
189: %{mc38:-D__convex_c38__} \
190: %{fno-builtin:-D__NO_INLINE} \
191: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
192: -D_CONVEX_FLOAT_ \
193: %{.S:-P} \
194: %{!traditional:-D__stdc__} \
195: %{!traditional:-D_LONGLONG} \
196: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
197: %{!ansi:-D_POSIX_SOURCE} \
198: %{!ansi:-D_CONVEX_SOURCE}"
199:
200: #endif
201:
202: #define LIB_SPEC \
203: "%{mc1:-lC1%{traditional:_old}%{p:_p}%{pg:_p}} \
204: %{!mc1:%{!mc32:%{!mc34:%{!mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}}}}} \
205: %{mc32:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
206: %{mc34:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
207: %{mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
208: -lc%{traditional:_old}%{p:_p}%{pg:_p}"
209:
210: #endif
211:
212: #if TARGET_DEFAULT & 4
213:
214: /* C32 default */
215:
216: #if _IEEE_FLOAT_
217:
218: #define CPP_SPEC \
219: "%{mc1:-D__convex_c1__} \
220: %{mc2:-D__convex_c2__} \
221: %{!mc1:%{!mc2:%{!mc34:%{!mc38:-D__convex_c32__}}}} \
222: %{mc34:-D__convex_c34__} \
223: %{mc38:-D__convex_c38__} \
224: %{fno-builtin:-D__NO_INLINE} \
225: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
226: -D_IEEE_FLOAT_ \
227: %{.S:-P} \
228: %{!traditional:-D__stdc__} \
229: %{!traditional:-D_LONGLONG} \
230: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
231: %{!ansi:-D_POSIX_SOURCE} \
232: %{!ansi:-D_CONVEX_SOURCE}"
233:
234: #else
235:
236: #define CPP_SPEC \
237: "%{mc1:-D__convex_c1__} \
238: %{mc2:-D__convex_c2__} \
239: %{!mc1:%{!mc2:%{!mc34:%{!mc38:-D__convex_c32__}}}} \
240: %{mc34:-D__convex_c34__} \
241: %{mc38:-D__convex_c38__} \
242: %{fno-builtin:-D__NO_INLINE} \
243: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
244: -D_CONVEX_FLOAT_ \
245: %{.S:-P} \
246: %{!traditional:-D__stdc__} \
247: %{!traditional:-D_LONGLONG} \
248: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
249: %{!ansi:-D_POSIX_SOURCE} \
250: %{!ansi:-D_CONVEX_SOURCE}"
251:
252: #endif
253:
254: #define LIB_SPEC \
255: "%{mc1:-lC1%{traditional:_old}%{p:_p}%{pg:_p}} \
256: %{mc2:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
257: %{!mc1:%{!mc2:%{!mc34:%{!mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}}}}} \
258: %{mc34:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
259: %{mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
260: -lc%{traditional:_old}%{p:_p}%{pg:_p}"
261:
262: #endif
263:
264: #if TARGET_DEFAULT & 010
265:
266: /* C34 default */
267:
268: #if _IEEE_FLOAT_
269:
270: #define CPP_SPEC \
271: "%{mc1:-D__convex_c1__} \
272: %{mc2:-D__convex_c2__} \
273: %{mc32:-D__convex_c32__} \
274: %{!mc1:%{!mc2:%{!mc32:%{!mc38:-D__convex_c34__}}}} \
275: %{mc38:-D__convex_c38__} \
276: %{fno-builtin:-D__NO_INLINE} \
277: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
278: -D_IEEE_FLOAT_ \
279: %{.S:-P} \
280: %{!traditional:-D__stdc__} \
281: %{!traditional:-D_LONGLONG} \
282: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
283: %{!ansi:-D_POSIX_SOURCE} \
284: %{!ansi:-D_CONVEX_SOURCE}"
285:
286: #else
287:
288: #define CPP_SPEC \
289: "%{mc1:-D__convex_c1__} \
290: %{mc2:-D__convex_c2__} \
291: %{mc32:-D__convex_c32__} \
292: %{!mc1:%{!mc2:%{!mc32:%{!mc38:-D__convex_c34__}}}} \
293: %{mc38:-D__convex_c38__} \
294: %{fno-builtin:-D__NO_INLINE} \
295: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
296: -D_CONVEX_FLOAT_ \
297: %{.S:-P} \
298: %{!traditional:-D__stdc__} \
299: %{!traditional:-D_LONGLONG} \
300: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
301: %{!ansi:-D_POSIX_SOURCE} \
302: %{!ansi:-D_CONVEX_SOURCE}"
303:
304: #endif
305:
306: #define LIB_SPEC \
307: "%{mc1:-lC1%{traditional:_old}%{p:_p}%{pg:_p}} \
308: %{mc2:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
309: %{mc32:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
310: %{!mc1:%{!mc2:%{!mc32:%{!mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}}}}} \
311: %{mc38:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
312: -lc%{traditional:_old}%{p:_p}%{pg:_p}"
313:
314: #endif
315:
316: #if TARGET_DEFAULT & 020
317:
318: /* C38 default */
319:
320: #if _IEEE_FLOAT_
321:
322: #define CPP_SPEC \
323: "%{mc1:-D__convex_c1__} \
324: %{mc2:-D__convex_c2__} \
325: %{mc32:-D__convex_c32__} \
326: %{mc34:-D__convex_c34__} \
327: %{fno-builtin:-D__NO_INLINE} \
328: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
329: -D_IEEE_FLOAT_ \
330: %{!mc1:%{!mc2:%{!mc32:%{!mc34:-D__convex_c38__}}}} \
331: %{.S:-P} \
332: %{!traditional:-D__stdc__} \
333: %{!traditional:-D_LONGLONG} \
334: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
335: %{!ansi:-D_POSIX_SOURCE} \
336: %{!ansi:-D_CONVEX_SOURCE}"
337:
338: #else
339:
340: #define CPP_SPEC \
341: "%{mc1:-D__convex_c1__} \
342: %{mc2:-D__convex_c2__} \
343: %{mc32:-D__convex_c32__} \
344: %{mc34:-D__convex_c34__} \
345: %{fno-builtin:-D__NO_INLINE} \
346: -D__NO_INLINE_MATH -D__NO_INLINE_STDLIB \
347: -D_CONVEX_FLOAT_ \
348: %{!mc1:%{!mc2:%{!mc32:%{!mc34:-D__convex_c38__}}}} \
349: %{.S:-P} \
350: %{!traditional:-D__stdc__} \
351: %{!traditional:-D_LONGLONG} \
352: %{!traditional:-Ds64_t=long\\ long -Du64_t=unsigned\\ long\\ long} \
353: %{!ansi:-D_POSIX_SOURCE} \
354: %{!ansi:-D_CONVEX_SOURCE}"
355:
356: #endif
357:
358: #define LIB_SPEC \
359: "%{mc1:-lC1%{traditional:_old}%{p:_p}%{pg:_p}} \
360: %{mc2:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
361: %{mc32:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
362: %{mc34:-lC2%{traditional:_old}%{p:_p}%{pg:_p}} \
363: %{!mc1:%{!mc2:%{!mc32:%{!mc34:-lC2%{traditional:_old}%{p:_p}%{pg:_p}}}}} \
364: -lc%{traditional:_old}%{p:_p}%{pg:_p}"
365:
366: #endif
367:
368: #if _IEEE_FLOAT_
369:
370: /* ieee default */
371:
372: #define ASM_SPEC "-fi"
373:
374: #define LINK_SPEC \
375: "-E%{traditional:no}posix \
376: -X \
377: %{F} %{M*} %{y*} \
378: -fi \
379: -A__iob=___ap$iob \
380: -A_use_libc_sema=___ap$use_libc_sema \
381: %{traditional:-A___gcc_cleanup=__cleanup} \
382: %{!traditional:-A___gcc_cleanup=___ap$do_registered_functions} \
383: -L/usr/lib"
384:
385: #define STARTFILE_SPEC \
386: "%{!pg:%{!p:/usr/lib/crt/crt0.o}} \
387: %{!pg:%{p:/usr/lib/crt/mcrt0.o}} \
388: %{pg:/usr/lib/crt/gcrt0.o} \
389: /usr/lib/crt/fpmode_i.o"
390:
391: #else
392:
393: /* native default */
394:
395: #define ASM_SPEC "-fn"
396:
397: #define LINK_SPEC \
398: "-E%{traditional:no}posix \
399: -X \
400: %{F} %{M*} %{y*} \
401: -fn \
402: -A__iob=___ap$iob \
403: -A_use_libc_sema=___ap$use_libc_sema \
404: %{traditional:-A___gcc_cleanup=__cleanup} \
405: %{!traditional:-A___gcc_cleanup=___ap$do_registered_functions} \
406: -L/usr/lib"
407:
408: #define STARTFILE_SPEC \
409: "%{!pg:%{!p:/usr/lib/crt/crt0.o}} \
410: %{!pg:%{p:/usr/lib/crt/mcrt0.o}} \
411: %{pg:/usr/lib/crt/gcrt0.o}"
412:
413: #endif
414:
415: /* Use /path/libgcc.a instead of -lgcc, makes bootstrap work more smoothly. */
416:
417: #define LINK_LIBGCC_SPECIAL_1
418:
419: /* Allow $ in identifiers. */
420:
421: #define DOLLARS_IN_IDENTIFIERS 2
422:
423: /* Since IEEE support was added to gcc, most things seem to like it
424: better if we disable exceptions and check afterward for infinity. */
425:
426: #if __convex__
427: #if _IEEE_FLOAT_
428: #define REAL_VALUE_ISNAN(x) 0
429: #define REAL_VALUE_ISINF(x) ((*(short *) &(x) & 0x7ff0) == 0x7ff0)
430: #else
431: #define REAL_VALUE_ISNAN(x) 0
432: #define REAL_VALUE_ISINF(x) ((*(short *) &(x) & 0xfff0) == 0x8000)
433: #endif
434: #endif
435:
436: /* Target machine storage layout */
437:
438: /* Define this if most significant bit is lowest numbered
439: in instructions that operate on numbered bit-fields. */
440: #define BITS_BIG_ENDIAN 1
441:
442: /* Define this if most significant byte of a word is the lowest numbered. */
443: #define BYTES_BIG_ENDIAN 1
444:
445: /* Define this if most significant word of a multiword number is numbered. */
446: #define WORDS_BIG_ENDIAN 1
447:
448: /* Number of bits in an addressable storage unit */
449: #define BITS_PER_UNIT 8
450:
451: /* Width in bits of a "word", which is the contents of a machine register.
452: Note that this is not necessarily the width of data type `int';
453: if using 16-bit ints on a 68000, this would still be 32.
454: But on a machine with 16-bit registers, this would be 16. */
455: #define BITS_PER_WORD 64
456:
457: /* Width of a word, in units (bytes). */
458: #define UNITS_PER_WORD 8
459:
460: /* Width in bits of a pointer.
461: See also the macro `Pmode' defined below. */
462: #define POINTER_SIZE 32
463:
464: /* Allocation boundary (in *bits*) for storing arguments in argument list. */
465: #define PARM_BOUNDARY 32
466:
467: /* Boundary (in *bits*) on which stack pointer should be aligned. */
468: #define STACK_BOUNDARY 64
469:
470: /* Allocation boundary (in *bits*) for the code of a function. */
471: #define FUNCTION_BOUNDARY 16
472:
473: /* Alignment of field after `int : 0' in a structure. */
474: #define EMPTY_FIELD_BOUNDARY 32
475:
476: /* Every structure's size must be a multiple of this. */
477: #define STRUCTURE_SIZE_BOUNDARY 8
478:
479: /* A bitfield declared as `int' forces `int' alignment for the struct. */
480: #define PCC_BITFIELD_TYPE_MATTERS 1
481:
482: /* No data type wants to be aligned rounder than this. */
483: /* beware of doubles in structs -- 64 is incompatible with cc */
484: #define BIGGEST_ALIGNMENT 32
485:
486: /* Set this nonzero if move instructions will actually fail to work
487: when given unaligned data. */
488: #define STRICT_ALIGNMENT 0
489:
490: /* Define sizes of basic C types to conform to ordinary usage -- these
491: types depend on BITS_PER_WORD otherwise. */
492: #define CHAR_TYPE_SIZE 8
493: #define SHORT_TYPE_SIZE 16
494: #define INT_TYPE_SIZE 32
495: #define LONG_TYPE_SIZE (TARGET_LONG64 ? 64 : 32)
496: #define LONG_LONG_TYPE_SIZE 64
497: #define FLOAT_TYPE_SIZE 32
498: #define DOUBLE_TYPE_SIZE 64
499: #define LONG_DOUBLE_TYPE_SIZE 64
500:
501: /* Declare the standard types used by builtins to match convex stddef.h --
502: with int rather than long. */
503:
504: #define SIZE_TYPE "unsigned int"
505: #define PTRDIFF_TYPE "int"
506:
507: /* Standard register usage. */
508:
509: /* Number of actual hardware registers.
510: The hardware registers are assigned numbers for the compiler
511: from 0 to just below FIRST_PSEUDO_REGISTER.
512: All registers that the compiler knows about must be given numbers,
513: even those that are not normally considered general registers. */
514: #define FIRST_PSEUDO_REGISTER 16
515:
516: /* 1 for registers that have pervasive standard uses
517: and are not available for the register allocator.
518: For Convex, these are AP, FP, and SP. */
519: #define FIXED_REGISTERS \
520: { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1 }
521:
522: /* 1 for registers not available across function calls.
523: These must include the FIXED_REGISTERS and also any
524: registers that can be used without being saved.
525: The latter must include the registers where values are returned
526: and the register where structure-value addresses are passed.
527: Aside from that, you can include as many other registers as you like. */
528: #define CALL_USED_REGISTERS \
529: { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 }
530:
531: /* List the order in which to allocate registers. Each register must be
532: listed once, even those in FIXED_REGISTERS.
533: For Convex, put S0 (the return register) last. */
534: #define REG_ALLOC_ORDER \
535: { 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 0, 8, 14, 15 }
536:
537: /* Return number of consecutive hard regs needed starting at reg REGNO
538: to hold something of mode MODE.
539: This is ordinarily the length in words of a value of mode MODE
540: but can be less for certain modes in special long registers. */
541: #define HARD_REGNO_NREGS(REGNO, MODE) \
542: ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)
543:
544: /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE.
545: On Convex, S registers can hold any type, A registers any nonfloat. */
546: #define HARD_REGNO_MODE_OK(REGNO, MODE) \
547: (S_REGNO_P (REGNO) \
548: || (GET_MODE_SIZE (MODE) <= 4 && (MODE) != SFmode))
549:
550: /* Value is 1 if it is a good idea to tie two pseudo registers
551: when one has mode MODE1 and one has mode MODE2.
552: If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
553: for any hard reg, then this must be 0 for correct output. */
554: #define MODES_TIEABLE_P(MODE1, MODE2) \
555: ((GET_MODE_SIZE (MODE1) <= 4 && (MODE1) != SFmode) \
556: == (GET_MODE_SIZE (MODE2) <= 4 && (MODE2) != SFmode))
557:
558: /* Specify the registers used for certain standard purposes.
559: The values of these macros are register numbers. */
560:
561: #define S0_REGNUM 0
562: #define A0_REGNUM 8
563:
564: /* Register to use for pushing function arguments. */
565: #define STACK_POINTER_REGNUM A0_REGNUM
566:
567: /* Base register for access to local variables of the function. */
568: #define FRAME_POINTER_REGNUM (A0_REGNUM + 7)
569:
570: /* Value should be nonzero if functions must have frame pointers.
571: Zero means the frame pointer need not be set up (and parms
572: may be accessed via the stack pointer) in functions that seem suitable.
573: This is computed in `reload', in reload1.c. */
574: #define FRAME_POINTER_REQUIRED 1
575:
576: /* Base register for access to arguments of the function. */
577: #define ARG_POINTER_REGNUM (A0_REGNUM + 6)
578:
579: /* Register in which static-chain is passed to a function.
580: Use S0, not an A reg, because this rare use would otherwise prevent
581: an A reg from being available to global-alloc across calls. */
582: #define STATIC_CHAIN_REGNUM S0_REGNUM
583:
584: /* Register in which address to store a structure value
585: is passed to a function. */
586: #define STRUCT_VALUE_REGNUM (A0_REGNUM + 1)
587:
588: /* Define the classes of registers for register constraints in the
589: machine description. Also define ranges of constants.
590:
591: One of the classes must always be named ALL_REGS and include all hard regs.
592: If there is more than one class, another class must be named NO_REGS
593: and contain no registers.
594:
595: The name GENERAL_REGS must be the name of a class (or an alias for
596: another name such as ALL_REGS). This is the class of registers
597: that is allowed by "g" or "r" in a register constraint.
598: Also, registers outside this class are allocated only when
599: instructions express preferences for them.
600:
601: The classes must be numbered in nondecreasing order; that is,
602: a larger-numbered class must never be contained completely
603: in a smaller-numbered class.
604:
605: For any two classes, it is very desirable that there be another
606: class that represents their union. */
607:
608: /* Convex has classes A (address) and S (scalar).
609: A is further divided into SP_REGS (stack pointer) and INDEX_REGS.
610: SI_REGS is S_REGS + INDEX_REGS -- all the regs except SP. */
611:
612: enum reg_class {
613: NO_REGS, S_REGS, INDEX_REGS, SP_REGS, A_REGS, SI_REGS,
614: ALL_REGS, LIM_REG_CLASSES
615: };
616:
617: #define N_REG_CLASSES (int) LIM_REG_CLASSES
618:
619: /* Since GENERAL_REGS is the same class as ALL_REGS,
620: don't give it a different class number; just make it an alias. */
621:
622: #define GENERAL_REGS ALL_REGS
623:
624: /* Give names of register classes as strings for dump file. */
625:
626: #define REG_CLASS_NAMES \
627: {"NO_REGS", "S_REGS", "INDEX_REGS", "SP_REGS", "A_REGS", "SI_REGS", \
628: "ALL_REGS" }
629:
630: /* Define which registers fit in which classes.
631: This is an initializer for a vector of HARD_REG_SET
632: of length N_REG_CLASSES. */
633:
634: #define REG_CLASS_CONTENTS \
635: { 0, 0x00ff, 0xfe00, 0x0100, 0xff00, 0xfeff, 0xffff }
636:
637: /* The same information, inverted:
638: Return the class number of the smallest class containing
639: reg number REGNO. This could be a conditional expression
640: or could index an array. */
641:
642: #define REGNO_REG_CLASS(REGNO) (regno_reg_class[REGNO])
643:
644: #define S_REGNO_P(REGNO) (((REGNO) - S0_REGNUM) < (unsigned) 8)
645: #define A_REGNO_P(REGNO) (((REGNO) - A0_REGNUM) < (unsigned) 8)
646:
647: #define S_REG_P(X) (REG_P (X) && S_REGNO_P (REGNO (X)))
648: #define A_REG_P(X) (REG_P (X) && A_REGNO_P (REGNO (X)))
649:
650: /* The class value for index registers, and the one for base regs. */
651:
652: #define INDEX_REG_CLASS INDEX_REGS
653: #define BASE_REG_CLASS INDEX_REGS
654:
655: /* Get reg_class from a letter such as appears in the machine description. */
656: /* a => A_REGS
657: d => S_REGS ('s' is taken)
658: A => INDEX_REGS (i.e., A_REGS except sp) */
659:
660: #define REG_CLASS_FROM_LETTER(C) \
661: reg_class_from_letter[(unsigned char) (C)]
662:
663: /* The letters I, J, K, L and M in a register constraint string
664: can be used to stand for particular ranges of immediate operands.
665: This macro defines what the ranges are.
666: C is the letter, and VALUE is a constant value.
667: Return 1 if VALUE is in the range specified by C. */
668: /* 'I' is used to pass any CONST_INT and reject any CONST_DOUBLE.
669: CONST_DOUBLE integers are handled by G and H constraint chars. */
670:
671: #define CONST_OK_FOR_LETTER_P(VALUE, C) 1
672:
673: /* Similar, but for floating constants, and defining letters G and H.
674: Here VALUE is the CONST_DOUBLE rtx itself. */
675: /* Convex uses G, H:
676: value usable in ld.d (low word 0) or ld.l (high word all sign) */
677:
678: #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \
679: (((C) == 'G' && LD_D_P (VALUE)) || \
680: ((C) == 'H' && LD_L_P (VALUE)) || \
681: 0)
682:
683: #define LD_D_P(X) (const_double_low_int (X) == 0)
684:
685: #define LD_L_P(X) (const_double_low_int (X) >= 0 \
686: ? const_double_high_int (X) == 0 \
687: : const_double_high_int (X) == -1)
688:
689: /* Optional extra constraints for this machine.
690: For Convex, 'Q' means that OP is a volatile MEM.
691: For volatile scalars, we use instructions that bypass the data cache. */
692:
693: #define EXTRA_CONSTRAINT(OP, C) \
694: ((C) == 'Q' ? (GET_CODE (OP) == MEM && MEM_VOLATILE_P (OP) \
695: && ! TARGET_C1 && TARGET_VOLATILE_NOCACHE) \
696: : 0)
697:
698: /* Given an rtx X being reloaded into a reg required to be
699: in class CLASS, return the class of reg to actually use.
700: In general this is just CLASS; but on some machines
701: in some cases it is preferable to use a more restrictive class. */
702:
703: /* Put 2-word constants that can't be immediate operands into memory. */
704:
705: #define PREFERRED_RELOAD_CLASS(X,CLASS) \
706: ((GET_CODE (X) != CONST_DOUBLE \
707: || GET_MODE (X) == SFmode \
708: || LD_L_P (X) || LD_D_P (X)) ? (CLASS) : NO_REGS)
709:
710: /* Return the maximum number of consecutive registers
711: needed to represent mode MODE in a register of class CLASS. */
712: #define CLASS_MAX_NREGS(CLASS, MODE) ((GET_MODE_SIZE (MODE) + 7) / 8)
713:
714: /* Stack layout; function entry, exit and calling. */
715:
716: /* Define this if pushing a word on the stack
717: makes the stack pointer a smaller address. */
718: #define STACK_GROWS_DOWNWARD
719:
720: /* Define this if the nominal address of the stack frame
721: is at the high-address end of the local variables;
722: that is, each additional local variable allocated
723: goes at a more negative offset in the frame. */
724: #define FRAME_GROWS_DOWNWARD
725:
726: /* Define this if should default to -fcaller-saves. */
727: #define DEFAULT_CALLER_SAVES
728:
729: /* Offset within stack frame to start allocating local variables at.
730: If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
731: first local allocated. Otherwise, it is the offset to the BEGINNING
732: of the first local allocated. */
733: #define STARTING_FRAME_OFFSET 0
734:
735: /* If we generate an insn to push BYTES bytes,
736: this says how many the stack pointer really advances by. */
737: #define PUSH_ROUNDING(BYTES) (((BYTES) + 3) & ~3)
738:
739: /* Offset of first parameter from the argument pointer register value. */
740: #define FIRST_PARM_OFFSET(FNDECL) 0
741:
742: /* Value is the number of bytes of arguments automatically
743: popped when returning from a subroutine call.
744: FUNTYPE is the data type of the function (as a tree),
745: or for a library call it is an identifier node for the subroutine name.
746: SIZE is the number of bytes of arguments passed on the stack. */
747:
748: #define RETURN_POPS_ARGS(FUNTYPE, SIZE) (SIZE)
749:
750: /* Define how to find the value returned by a function.
751: VALTYPE is the data type of the value (as a tree).
752: If the precise function being called is known, FUNC is its FUNCTION_DECL;
753: otherwise, FUNC is 0. */
754:
755: #define FUNCTION_VALUE(VALTYPE, FUNC) \
756: gen_rtx (REG, TYPE_MODE (VALTYPE), S0_REGNUM)
757:
758: /* Define how to find the value returned by a library function
759: assuming the value has mode MODE. */
760:
761: #define LIBCALL_VALUE(MODE) gen_rtx (REG, MODE, S0_REGNUM)
762:
763: /* Define this if PCC uses the nonreentrant convention for returning
764: structure and union values. */
765:
766: #define PCC_STATIC_STRUCT_RETURN
767:
768: /* 1 if N is a possible register number for a function value.
769: On the Convex, S0 is the only register thus used. */
770:
771: #define FUNCTION_VALUE_REGNO_P(N) ((N) == S0_REGNUM)
772:
773: /* 1 if N is a possible register number for function argument passing. */
774:
775: #define FUNCTION_ARG_REGNO_P(N) 0
776:
777: /* Define a data type for recording info about an argument list
778: during the scan of that argument list. This data type should
779: hold all necessary information about the function itself
780: and about the args processed so far, enough to enable macros
781: such as FUNCTION_ARG to determine where the next arg should go. */
782: /* On convex, simply count the arguments in case TARGET_ARGCOUNT is set. */
783:
784: #define CUMULATIVE_ARGS int
785:
786: /* Initialize a variable CUM of type CUMULATIVE_ARGS
787: for a call to a function whose data type is FNTYPE.
788: For a library call, FNTYPE is 0. */
789:
790: #define INIT_CUMULATIVE_ARGS(CUM,FNTYPE,LIBNAME) \
791: ((CUM) = 0)
792:
793: /* Update the data in CUM to advance over an argument
794: of mode MODE and data type TYPE.
795: (TYPE is null for libcalls where that information may not be available.) */
796:
797: #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
798: ((CUM) += 1)
799:
800: /* Define where to put the arguments to a function.
801: Value is zero to push the argument on the stack,
802: or a hard register in which to store the argument.
803:
804: MODE is the argument's machine mode.
805: TYPE is the data type of the argument (as a tree).
806: This is null for libcalls where that information may
807: not be available.
808: CUM is a variable of type CUMULATIVE_ARGS which gives info about
809: the preceding args and about the function being called.
810: NAMED is nonzero if this argument is a named parameter
811: (otherwise it is an extra parameter matching an ellipsis).
812:
813: Convex: all args go on the stack. But return the arg count
814: as the "next arg register" to be passed to gen_call. */
815:
816: #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
817: ((MODE) == VOIDmode ? gen_rtx (CONST_INT, VOIDmode, (CUM)) : 0)
818:
819: /* This macro generates the assembly code for function entry.
820: FILE is a stdio stream to output the code to.
821: SIZE is an int: how many units of temporary storage to allocate.
822: Refer to the array `regs_ever_live' to determine which registers
823: to save; `regs_ever_live[I]' is nonzero if register number I
824: is ever used in the function. This macro is responsible for
825: knowing which registers should not be saved even if used. */
826:
827: #define FUNCTION_PROLOGUE(FILE, SIZE) \
828: { \
829: int size = ((SIZE) + 7) & -8; \
830: if (size != 0) \
831: fprintf (FILE, "\tsub.w #%d,sp\n", size); \
832: }
833:
834: /* This macro generates the assembly code for function exit,
835: on machines that need it. If FUNCTION_EPILOGUE is not defined
836: then individual return instructions are generated for each
837: return statement. Args are same as for FUNCTION_PROLOGUE. */
838:
839: #define FUNCTION_EPILOGUE(FILE, SIZE) \
840: { \
841: /* Follow function with a zero to stop c34 icache prefetching. */ \
842: fprintf (FILE, "\tds.h 0\n"); \
843: }
844:
845: /* Output assembler code for a block containing the constant parts
846: of a trampoline, leaving space for the variable parts. */
847:
848: /* On convex, the code for a trampoline is
849: ld.w #<link>,s0
850: jmp <func> */
851:
852: #define TRAMPOLINE_TEMPLATE(FILE) \
853: { \
854: fprintf (FILE, "\tld.w #69696969,s0\n"); \
855: fprintf (FILE, "\tjmp 52525252\n"); \
856: }
857:
858: /* Length in units of the trampoline for entering a nested function. */
859:
860: #define TRAMPOLINE_SIZE 12
861:
862: /* Emit RTL insns to initialize the variable parts of a trampoline.
863: FNADDR is an RTX for the address of the function's pure code.
864: CXT is an RTX for the static chain value for the function. */
865:
866: #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
867: { \
868: emit_move_insn (gen_rtx (MEM, Pmode, plus_constant (TRAMP, 2)), CXT); \
869: emit_move_insn (gen_rtx (MEM, Pmode, plus_constant (TRAMP, 8)), FNADDR); \
870: emit_call_insn (gen_call_pop (gen_rtx (MEM, QImode, \
871: gen_rtx (SYMBOL_REF, Pmode, \
872: "__enable_execute_stack")), \
873: const0_rtx, const0_rtx, const0_rtx)); \
874: }
875:
876: /* Output assembler code to FILE to increment profiler label # LABELNO
877: for profiling a function entry. */
878:
879: #define FUNCTION_PROFILER(FILE, LABELNO) \
880: fprintf (FILE, "\tldea LP%d,a1\n\tcallq mcount\n", (LABELNO));
881:
882: /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
883: the stack pointer does not matter. The value is tested only in
884: functions that have frame pointers.
885: No definition is equivalent to always zero. */
886:
887: #define EXIT_IGNORE_STACK 1
888:
889: /* Store in the variable DEPTH the initial difference between the
890: frame pointer reg contents and the stack pointer reg contents,
891: as of the start of the function body. This depends on the layout
892: of the fixed parts of the stack frame and on how registers are saved. */
893: #define INITIAL_FRAME_POINTER_OFFSET(DEPTH) \
894: { (DEPTH) = (get_frame_size () + 7) & -8; }
895:
896: /* Addressing modes, and classification of registers for them. */
897:
898: /* #define HAVE_POST_INCREMENT */
899: /* #define HAVE_POST_DECREMENT */
900:
901: /* #define HAVE_PRE_DECREMENT */
902: /* #define HAVE_PRE_INCREMENT */
903:
904: /* Macros to check register numbers against specific register classes. */
905:
906: /* These assume that REGNO is a hard or pseudo reg number.
907: They give nonzero only if REGNO is a hard reg of the suitable class
908: or a pseudo reg currently allocated to a suitable hard reg.
909: Since they use reg_renumber, they are safe only once reg_renumber
910: has been allocated, which happens in local-alloc.c. */
911:
912: #define REGNO_OK_FOR_INDEX_P(regno) \
913: ((regno) <= LAST_VIRTUAL_REGISTER \
914: ? regno_ok_for_index_p[regno] \
915: : regno_ok_for_index_p[reg_renumber[regno]])
916:
917: #define REGNO_OK_FOR_BASE_P(regno) REGNO_OK_FOR_INDEX_P (regno)
918:
919: /* Maximum number of registers that can appear in a valid memory address. */
920:
921: #define MAX_REGS_PER_ADDRESS 1
922:
923: /* 1 if X is an rtx for a constant that is a valid address. */
924:
925: #define CONSTANT_ADDRESS_P(X) \
926: (GET_CODE (X) == LABEL_REF || GET_CODE (X) == SYMBOL_REF \
927: || GET_CODE (X) == CONST_INT || GET_CODE (X) == CONST \
928: || GET_CODE (X) == HIGH)
929:
930: /* Nonzero if the constant value X is a legitimate general operand.
931: It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE. */
932:
933: /* For convex, bounce 2-word constants that can't be immediate operands. */
934:
935: #define LEGITIMATE_CONSTANT_P(X) \
936: (GET_CODE (X) != CONST_DOUBLE \
937: || GET_MODE (X) == SFmode \
938: || LD_L_P (X) || LD_D_P (X))
939:
940: /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
941: and check its validity for a certain class.
942: We have two alternate definitions for each of them.
943: The usual definition accepts all pseudo regs; the other rejects
944: them unless they have been allocated suitable hard regs.
945: The symbol REG_OK_STRICT causes the latter definition to be used.
946:
947: Most source files want to accept pseudo regs in the hope that
948: they will get allocated to the class that the insn wants them to be in.
949: Source files for reload pass need to be strict.
950: After reload, it makes no difference, since pseudo regs have
951: been eliminated by then. */
952:
953: #ifndef REG_OK_STRICT
954:
955: /* Nonzero if X is a hard reg that can be used as an index
956: or if it is a pseudo reg. */
957: #define REG_OK_FOR_INDEX_P(X) \
958: (REGNO (X) > LAST_VIRTUAL_REGISTER || regno_ok_for_index_p[REGNO (X)])
959:
960: /* Nonzero if X is a hard reg that can be used as a base reg
961: or if it is a pseudo reg. */
962: #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_INDEX_P (X)
963:
964: #else
965:
966: /* Nonzero if X is a hard reg that can be used as an index. */
967: #define REG_OK_FOR_INDEX_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X))
968:
969: /* Nonzero if X is a hard reg that can be used as a base reg. */
970: #define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X))
971:
972: #endif
973:
974: /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression
975: that is a valid memory address for an instruction.
976: The MODE argument is the machine mode for the MEM expression
977: that wants to use this address.
978:
979: For Convex, valid addresses are
980: indirectable or (MEM indirectable)
981: where indirectable is
982: const, reg, (PLUS reg const)
983:
984: We don't use indirection since with insn scheduling, load + indexing
985: is better. */
986:
987: /* 1 if X is an address that we could indirect through. */
988: #define INDIRECTABLE_ADDRESS_P(X) \
989: (CONSTANT_ADDRESS_P (X) \
990: || (GET_CODE (X) == REG && REG_OK_FOR_BASE_P (X)) \
991: || (GET_CODE (X) == PLUS \
992: && GET_CODE (XEXP (X, 0)) == REG \
993: && REG_OK_FOR_BASE_P (XEXP (X, 0)) \
994: && CONSTANT_ADDRESS_P (XEXP (X, 1))) \
995: || (GET_CODE (X) == PLUS \
996: && GET_CODE (XEXP (X, 1)) == REG \
997: && REG_OK_FOR_BASE_P (XEXP (X, 1)) \
998: && CONSTANT_ADDRESS_P (XEXP (X, 0))))
999:
1000: /* Go to ADDR if X is a valid address. */
1001: #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
1002: { register rtx xfoob = (X); \
1003: if (INDIRECTABLE_ADDRESS_P (xfoob)) \
1004: goto ADDR; \
1005: if (GET_CODE (xfoob) == PRE_DEC && XEXP (xfoob, 0) == stack_pointer_rtx) \
1006: goto ADDR; \
1007: }
1008:
1009: /* Try machine-dependent ways of modifying an illegitimate address
1010: to be legitimate. If we find one, return the new, valid address.
1011: This macro is used in only one place: `memory_address' in explow.c.
1012:
1013: OLDX is the address as it was before break_out_memory_refs was called.
1014: In some cases it is useful to look at this to decide what needs to be done.
1015:
1016: MODE and WIN are passed so that this macro can use
1017: GO_IF_LEGITIMATE_ADDRESS.
1018:
1019: It is always safe for this macro to do nothing. It exists to recognize
1020: opportunities to optimize the output.
1021:
1022: For Convex, nothing needs to be done. */
1023:
1024: #define LEGITIMIZE_ADDRESS(X,OLDX,MODE,WIN) {}
1025:
1026: /* Go to LABEL if ADDR (a legitimate address expression)
1027: has an effect that depends on the machine mode it is used for. */
1028:
1029: #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) {}
1030:
1031: /* Specify the machine mode that this machine uses
1032: for the index in the tablejump instruction. */
1033: #define CASE_VECTOR_MODE SImode
1034:
1035: /* Define this if the case instruction expects the table
1036: to contain offsets from the address of the table.
1037: Do not define this if the table should contain absolute addresses. */
1038: /* #define CASE_VECTOR_PC_RELATIVE */
1039:
1040: /* Define this if the case instruction drops through after the table
1041: when the index is out of range. Don't define it if the case insn
1042: jumps to the default label instead. */
1043: /* #define CASE_DROPS_THROUGH */
1044:
1045: /* Specify the tree operation to be used to convert reals to integers. */
1046: #define IMPLICIT_FIX_EXPR FIX_ROUND_EXPR
1047:
1048: /* This is the kind of divide that is easiest to do in the general case. */
1049: #define EASY_DIV_EXPR TRUNC_DIV_EXPR
1050:
1051: /* Define this as 1 if `char' should by default be signed; else as 0. */
1052: #define DEFAULT_SIGNED_CHAR 1
1053:
1054: /* This flag, if defined, says the same insns that convert to a signed fixnum
1055: also convert validly to an unsigned one. */
1056: #define FIXUNS_TRUNC_LIKE_FIX_TRUNC
1057:
1058: /* Max number of bytes we can move from memory to memory
1059: in one reasonably fast instruction. */
1060: #define MOVE_MAX 8
1061:
1062: /* Define this if zero-extension is slow (more than one real instruction). */
1063: /* #define SLOW_ZERO_EXTEND */
1064:
1065: /* Nonzero if access to memory by bytes is slow and undesirable. */
1066: #define SLOW_BYTE_ACCESS (! TARGET_C2)
1067:
1068: /* Define if shifts truncate the shift count
1069: which implies one can omit a sign-extension or zero-extension
1070: of a shift count. */
1071: /* #define SHIFT_COUNT_TRUNCATED */
1072:
1073: /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits
1074: is done just by pretending it is already truncated. */
1075: #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1
1076:
1077: /* On Convex, it is as good to call a constant function address as to
1078: call an address kept in a register. */
1079: #define NO_FUNCTION_CSE
1080:
1081: /* When a prototype says `char' or `short', really pass an `int'. */
1082: #define PROMOTE_PROTOTYPES
1083:
1084: /* Specify the machine mode that pointers have.
1085: After generation of rtl, the compiler makes no further distinction
1086: between pointers and any other objects of this machine mode. */
1087: #define Pmode SImode
1088:
1089: /* A function address in a call instruction
1090: is a byte address (for indexing purposes)
1091: so give the MEM rtx a byte's mode. */
1092: #define FUNCTION_MODE QImode
1093:
1094: /* Compute the cost of computing a constant rtl expression RTX
1095: whose rtx-code is CODE. The body of this macro is a portion
1096: of a switch statement. If the code is computed here,
1097: return it with a return statement. Otherwise, break from the switch. */
1098:
1099: #define CONST_COSTS(RTX,CODE,OUTER_CODE) \
1100: case CONST: \
1101: case LABEL_REF: \
1102: case SYMBOL_REF: \
1103: case CONST_INT: \
1104: case CONST_DOUBLE: \
1105: return 0;
1106:
1107: /* Provide the costs of a rtl expression. This is in the body of a
1108: switch on CODE. */
1109:
1110: #define RTX_COSTS(RTX,CODE,OUTER_CODE) \
1111: case PLUS: \
1112: if (regno_pointer_flag != 0 \
1113: && GET_CODE (XEXP (RTX, 0)) == REG \
1114: && REGNO_POINTER_FLAG (REGNO (XEXP (RTX, 0))) \
1115: && GET_CODE (XEXP (RTX, 1)) == CONST_INT) \
1116: return 0; \
1117: else break; \
1118: case MULT: \
1119: return 4 * (char) (0x03060403 >> target_cpu * 8); \
1120: case LSHIFT: \
1121: case ASHIFT: \
1122: case LSHIFTRT: \
1123: case ASHIFTRT: \
1124: return 4 * (char) (0x03010403 >> target_cpu * 8); \
1125: case MEM: \
1126: return 5;
1127:
1128: /* Compute the cost of an address. This is meant to approximate the size
1129: and/or execution delay of an insn using that address. If the cost is
1130: approximated by the RTL complexity, including CONST_COSTS above, as
1131: is usually the case for CISC machines, this macro should not be defined.
1132: For aggressively RISCy machines, only one insn format is allowed, so
1133: this macro should be a constant. The value of this macro only matters
1134: for valid addresses. */
1135:
1136: #define ADDRESS_COST(RTX) 0
1137:
1138: /* Specify the cost of a branch insn; roughly the number of extra insns that
1139: should be added to avoid a branch. */
1140:
1141: #define BRANCH_COST 0
1142:
1143: /* Adjust the cost of dependences. */
1144:
1145: #define ADJUST_COST(INSN,LINK,DEP,COST) \
1146: { \
1147: /* Antidependencies don't block issue. */ \
1148: if (REG_NOTE_KIND (LINK) != 0) \
1149: (COST) = 0; \
1150: /* C38 situations where delay depends on context */ \
1151: else if (TARGET_C38 \
1152: && GET_CODE (PATTERN (INSN)) == SET \
1153: && GET_CODE (PATTERN (DEP)) == SET) \
1154: { \
1155: enum attr_type insn_type = get_attr_type (INSN); \
1156: enum attr_type dep_type = get_attr_type (DEP); \
1157: /* index register must be ready one cycle early */ \
1158: if (insn_type == TYPE_MLDW || insn_type == TYPE_MLDL \
1159: || (insn_type == TYPE_MST \
1160: && reg_mentioned_p (SET_DEST (PATTERN (DEP)), \
1161: SET_SRC (PATTERN (INSN))))) \
1162: (COST) += 1; \
1163: /* alu forwarding off alu takes two */ \
1164: if (dep_type == TYPE_ALU \
1165: && insn_type != TYPE_ALU \
1166: && ! (insn_type == TYPE_MST \
1167: && SET_DEST (PATTERN (DEP)) == SET_SRC (PATTERN (INSN)))) \
1168: (COST) += 1; \
1169: } \
1170: }
1171:
1172: /* Convex uses Vax or IEEE floats.
1173: Follow the host format. */
1174: #define TARGET_FLOAT_FORMAT HOST_FLOAT_FORMAT
1175:
1176: /* But must prevent real.c from constructing Vax dfloats */
1177: #define REAL_VALUE_ATOF(X,S) atof (X)
1178: extern double atof();
1179:
1180: /* Check a `double' value for validity for a particular machine mode. */
1181: #define CHECK_FLOAT_VALUE(mode, d) \
1182: check_float_value ((mode), &(d))
1183:
1184: /* Tell final.c how to eliminate redundant test instructions. */
1185:
1186: /* Here we define machine-dependent flags and fields in cc_status
1187: (see `conditions.h'). No extra ones are needed for convex. */
1188:
1189: /* Store in cc_status the expressions
1190: that the condition codes will describe
1191: after execution of an instruction whose pattern is EXP.
1192: Do not alter them if the instruction would not alter the cc's. */
1193:
1194: #define NOTICE_UPDATE_CC(EXP,INSN) {}
1195:
1196: /* Control the assembler format that we output. */
1197:
1198: /* Output at beginning of assembler file. */
1199:
1200: #if _IEEE_FLOAT_
1201: #define ASM_FILE_START(FILE) fprintf (FILE, ";NO_APP\n.fpmode ieee\n")
1202: #else
1203: #define ASM_FILE_START(FILE) fprintf (FILE, ";NO_APP\n.fpmode native\n")
1204: #endif
1205:
1206: /* Output to assembler file text saying following lines
1207: may contain character constants, extra white space, comments, etc. */
1208:
1209: #define ASM_APP_ON ";APP\n"
1210:
1211: /* Output to assembler file text saying following lines
1212: no longer contain unusual constructs. */
1213:
1214: #define ASM_APP_OFF ";NO_APP\n"
1215:
1216: /* Alignment with Convex's assembler goes like this:
1217: .text can be .aligned up to a halfword.
1218: .data and .bss can be .aligned up to a longword.
1219: .lcomm is not supported, explicit declarations in .bss must be used instead.
1220: We get alignment for word and longword .text data by conventionally
1221: using .text 2 for word-aligned data and .text 3 for longword-aligned
1222: data. This requires that the data's size be a multiple of its alignment,
1223: which seems to be always true. */
1224:
1225: /* Output before read-only data. */
1226:
1227: #define TEXT_SECTION_ASM_OP (current_section_is_text = 1, ".text")
1228:
1229: /* Output before writable data. */
1230:
1231: #define DATA_SECTION_ASM_OP (current_section_is_text = 0, ".data")
1232:
1233: /* Output before uninitialized data. */
1234:
1235: #define BSS_SECTION_ASM_OP (current_section_is_text = 0, ".bss")
1236:
1237: /* Define the .bss section for ASM_OUTPUT_LOCAL to use. */
1238:
1239: #define EXTRA_SECTIONS in_bss
1240:
1241: #define EXTRA_SECTION_FUNCTIONS \
1242: void \
1243: bss_section () \
1244: { \
1245: if (in_section != in_bss) \
1246: { \
1247: fprintf (asm_out_file, "%s\n", BSS_SECTION_ASM_OP); \
1248: in_section = in_bss; \
1249: } \
1250: }
1251:
1252: /* This is how to output an assembler line
1253: that says to advance the location counter
1254: to a multiple of 2**LOG bytes. */
1255:
1256: #define ASM_OUTPUT_ALIGN(FILE,LOG) \
1257: if (current_section_is_text && (LOG) > 1) \
1258: fprintf (FILE, ".text %d\n", LOG); \
1259: else if (current_section_is_text) \
1260: fprintf (FILE, ".text\n.align %d\n", 1 << (LOG)); \
1261: else \
1262: fprintf (FILE, ".align %d\n", 1 << (LOG))
1263:
1264: /* How to refer to registers in assembler output.
1265: This sequence is indexed by compiler's hard-register-number (see above). */
1266:
1267: #define REGISTER_NAMES \
1268: { \
1269: "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", \
1270: "sp", "a1", "a2", "a3", "a4", "a5", "ap", "fp", \
1271: }
1272:
1273: /* This is BSD, so it wants DBX format. */
1274:
1275: #define DBX_DEBUGGING_INFO
1276:
1277: /* How to renumber registers for dbx and gdb. */
1278:
1279: #define DBX_REGISTER_NUMBER(REGNO) (REGNO)
1280:
1281: /* Do not break .stabs pseudos into continuations. */
1282:
1283: #define DBX_CONTIN_LENGTH 0
1284:
1285: /* This is the char to use for continuation (in case we need to turn
1286: continuation back on). */
1287:
1288: #define DBX_CONTIN_CHAR '?'
1289:
1290: /* Don't use stab extensions until GDB v4 port is available for convex. */
1291:
1292: #define DEFAULT_GDB_EXTENSIONS 0
1293: #define DBX_NO_XREFS
1294:
1295: /* This is how to output the definition of a user-level label named NAME,
1296: such as the label on a static function or variable NAME. */
1297:
1298: #define ASM_OUTPUT_LABEL(FILE,NAME) \
1299: do { assemble_name (FILE, NAME); fputs (":\n", FILE); } while (0)
1300:
1301: /* This is how to output a command to make the user-level label named NAME
1302: defined for reference from other files. */
1303:
1304: #define ASM_GLOBALIZE_LABEL(FILE,NAME) \
1305: do { fputs (".globl ", FILE); assemble_name (FILE, NAME); fputs ("\n", FILE);} while (0)
1306:
1307: /* This is how to output a reference to a user-level label named NAME. */
1308:
1309: #define ASM_OUTPUT_LABELREF(FILE,NAME) \
1310: fprintf (FILE, "_%s", NAME)
1311:
1312: /* This is how to output an internal numbered label where
1313: PREFIX is the class of label and NUM is the number within the class. */
1314:
1315: #define ASM_OUTPUT_INTERNAL_LABEL(FILE,PREFIX,NUM) \
1316: fprintf (FILE, "%s%d:\n", PREFIX, NUM)
1317:
1318: /* Put case tables in .text 2, where they will be word-aligned */
1319:
1320: #define ASM_OUTPUT_CASE_LABEL(FILE,PREFIX,NUM,TABLE) \
1321: ASM_OUTPUT_ALIGN (FILE, 2); \
1322: ASM_OUTPUT_INTERNAL_LABEL (FILE, PREFIX, NUM)
1323:
1324: #define ASM_OUTPUT_CASE_END(FILE,NUM,TABLE) \
1325: ASM_OUTPUT_ALIGN (FILE, 1)
1326:
1327: /* This is how to store into the string LABEL
1328: the symbol_ref name of an internal numbered label where
1329: PREFIX is the class of label and NUM is the number within the class.
1330: This is suitable for output with `assemble_name'. */
1331:
1332: #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \
1333: sprintf (LABEL, "*%s%d", PREFIX, NUM)
1334:
1335: /* This is how to output an assembler line defining a `double' constant. */
1336:
1337: #define ASM_OUTPUT_DOUBLE(FILE,VALUE) \
1338: outfloat (FILE, VALUE, "%.17e", "\tds.d ", "\n")
1339:
1340: /* This is how to output an assembler line defining a `float' constant. */
1341:
1342: #define ASM_OUTPUT_FLOAT(FILE,VALUE) \
1343: outfloat (FILE, VALUE, "%.9e", "\tds.s ", "\n")
1344:
1345: /* This is how to output an assembler line defining an `int' constant. */
1346:
1347: #define ASM_OUTPUT_INT(FILE,VALUE) \
1348: { \
1349: fprintf (FILE, "\tds.w "); \
1350: output_addr_const (FILE, simplify_for_convex (VALUE)); \
1351: fprintf (FILE, "\n"); \
1352: }
1353:
1354: /* Likewise for a `long long int' constant. */
1355:
1356: #define ASM_OUTPUT_DOUBLE_INT(FILE,VALUE) \
1357: { \
1358: if (GET_CODE (VALUE) == CONST_DOUBLE) \
1359: fprintf (FILE, "\tds.w %d,%d\n", \
1360: const_double_high_int (VALUE), const_double_low_int (VALUE)); \
1361: else if (GET_CODE (VALUE) == CONST_INT) \
1362: { \
1363: int val = INTVAL (VALUE); \
1364: fprintf (FILE, "\tds.w %d,%d\n", val < 0 ? -1 : 0, val); \
1365: } \
1366: else \
1367: abort (); \
1368: }
1369:
1370: /* Likewise for `char' and `short' constants. */
1371:
1372: #define ASM_OUTPUT_SHORT(FILE,VALUE) \
1373: ( fprintf (FILE, "\tds.h "), \
1374: output_addr_const (FILE, (VALUE)), \
1375: fprintf (FILE, "\n"))
1376:
1377: #define ASM_OUTPUT_CHAR(FILE,VALUE) \
1378: ( fprintf (FILE, "\tds.b "), \
1379: output_addr_const (FILE, (VALUE)), \
1380: fprintf (FILE, "\n"))
1381:
1382: /* This is how to output an assembler line for a numeric constant byte. */
1383:
1384: #define ASM_OUTPUT_BYTE(FILE,VALUE) \
1385: fprintf (FILE, "\tds.b %#x\n", (VALUE))
1386:
1387: /* This is how to output a string */
1388:
1389: #define ASM_OUTPUT_ASCII(FILE,STR,SIZE) do { \
1390: int i; \
1391: fprintf ((FILE), "\tds.b \""); \
1392: for (i = 0; i < (SIZE); i++) { \
1393: register int c = (STR)[i] & 0377; \
1394: if (c >= ' ' && c < 0177 && c != '\\' && c != '"') \
1395: putc (c, (FILE)); \
1396: else \
1397: fprintf ((FILE), "\\%03o", c);} \
1398: fprintf ((FILE), "\"\n");} while (0)
1399:
1400: /* This is how to output an insn to push a register on the stack.
1401: It need not be very fast code. */
1402:
1403: #define ASM_OUTPUT_REG_PUSH(FILE,REGNO) \
1404: fprintf (FILE, "\tpsh.%c %s\n", \
1405: S_REGNO_P (REGNO) ? 'l' : 'w', \
1406: reg_names[REGNO])
1407:
1408: /* This is how to output an insn to pop a register from the stack.
1409: It need not be very fast code. */
1410:
1411: #define ASM_OUTPUT_REG_POP(FILE,REGNO) \
1412: fprintf (FILE, "\tpop.%c %s\n", \
1413: S_REGNO_P (REGNO) ? 'l' : 'w', \
1414: reg_names[REGNO])
1415:
1416: /* This is how to output an element of a case-vector that is absolute. */
1417:
1418: #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \
1419: fprintf (FILE, "\tds.w L%d\n", VALUE)
1420:
1421: /* This is how to output an element of a case-vector that is relative.
1422: (not used on Convex) */
1423:
1424: #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, VALUE, REL) \
1425: fprintf (FILE, "\tds.w L%d-L%d\n", VALUE, REL)
1426:
1427: /* This is how to output an assembler line
1428: that says to advance the location counter by SIZE bytes. */
1429:
1430: #define ASM_OUTPUT_SKIP(FILE,SIZE) \
1431: fprintf (FILE, "\tds.b %u(0)\n", (SIZE))
1432:
1433: /* This says how to output an assembler line
1434: to define a global common symbol. */
1435:
1436: #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \
1437: ( fputs (".comm ", (FILE)), \
1438: assemble_name ((FILE), (NAME)), \
1439: fprintf ((FILE), ",%u\n", (ROUNDED)))
1440:
1441: /* This says how to output an assembler line
1442: to define a local common symbol. */
1443:
1444: #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE, ROUNDED) \
1445: ( bss_section (), \
1446: assemble_name ((FILE), (NAME)), \
1447: fprintf ((FILE), ":\tbs.b %u\n", (ROUNDED)))
1448:
1449: /* Store in OUTPUT a string (made with alloca) containing
1450: an assembler-name for a local static variable named NAME.
1451: LABELNO is an integer which is different for each call. */
1452:
1453: #define ASM_FORMAT_PRIVATE_NAME(OUTPUT, NAME, LABELNO) \
1454: ( (OUTPUT) = (char *) alloca (strlen ((NAME)) + 10), \
1455: sprintf ((OUTPUT), "%s.%d", (NAME), (LABELNO)))
1456:
1457: /* Output an arg count before function entries. */
1458:
1459: #define ASM_DECLARE_FUNCTION_NAME(FILE, NAME, DECL) \
1460: asm_declare_function_name (FILE, NAME, DECL)
1461:
1462: /* Define the parentheses used to group arithmetic operations
1463: in assembler code. */
1464:
1465: #define ASM_OPEN_PAREN "("
1466: #define ASM_CLOSE_PAREN ")"
1467:
1468: /* Define results of standard character escape sequences. */
1469: #define TARGET_BELL 007
1470: #define TARGET_BS 010
1471: #define TARGET_TAB 011
1472: #define TARGET_NEWLINE 012
1473: #define TARGET_VT 013
1474: #define TARGET_FF 014
1475: #define TARGET_CR 015
1476:
1477: /* Print an instruction operand X on file FILE.
1478: CODE is the code from the %-spec that requested printing this operand;
1479: if `%z3' was used to print operand 3, then CODE is 'z'. */
1480:
1481: #define PRINT_OPERAND(FILE, X, CODE) \
1482: print_operand (FILE, X, CODE)
1483:
1484: /* Print a memory operand whose address is X, on file FILE. */
1485:
1486: #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \
1487: print_operand_address (FILE, ADDR)
1488:
1489: /* Definitions for g++. */
1490:
1491: /* Do not put out GNU stabs for constructors and destructors.
1492: ld bounces them. */
1493:
1494: #define FASCIST_ASSEMBLER
1495:
1496: /* Convex user addresses are negative, so use positive numbers
1497: to mean `vtable index'. */
1498:
1499: #define VTABLE_USES_MASK
1500: #define VINDEX_MAX ((unsigned) 0x80000000)
1501: #define SET_DECL_VINDEX(DECL, INDEX) \
1502: (DECL_VINDEX (DECL) = (INDEX))
1503:
1504: /* __gcc_cleanup is loader-aliased to __ap$do_registered_functions if we
1505: are linking against standard libc, 0 if old (-traditional) libc. */
1506:
1507: #define EXIT_BODY \
1508: { \
1509: extern void __gcc_cleanup (); \
1510: if (__gcc_cleanup != _cleanup) \
1511: __gcc_cleanup (); \
1512: _cleanup (); \
1513: }
1514:
1515: /* cexp.y uses LONG_TYPE_SIZE which depends on target_flags, which it
1516: doesn't have. Until some better way exists, provide a def here. */
1517: #ifdef YYBISON
1518: int target_flags;
1519: #endif
1520:
1521: /* Header for convex.c.
1522: Here at the end so we can use types defined above. */
1523:
1524: extern int target_cpu;
1525: extern int current_section_is_text;
1526: extern enum reg_class regno_reg_class[];
1527: extern enum reg_class reg_class_from_letter[];
1528: extern char regno_ok_for_index_p_base[];
1529: #define regno_ok_for_index_p (regno_ok_for_index_p_base + 1)
1530:
1531: extern int const_double_low_int ();
1532: extern int const_double_high_int ();
1533: extern char *output_cmp ();
1534: extern char *output_condjump ();
1535: extern char *output_call ();
1536: extern void gen_ap_for_call ();
1537: extern void check_float_value ();
1538: extern void asm_declare_function_name ();
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.