![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to gencpu.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [HATARI the Atari ST Emulator] / hatari / src / uae-cpu|
Return to gencpu.c CVS log | Up to [HATARI the Atari ST Emulator] / hatari / src / uae-cpu |
1.1 root 1: /*
1.1.1.2 root 2: * UAE - The Un*x Amiga Emulator - CPU core
1.1 root 3: *
4: * MC68000 emulation generator
5: *
6: * This is a fairly stupid program that generates a lot of case labels that
7: * can be #included in a switch statement.
8: * As an alternative, it can generate functions that handle specific
9: * MC68000 instructions, plus a prototype header file and a function pointer
10: * array to look up the function for an opcode.
11: * Error checking is bad, an illegal table68k file will cause the program to
12: * call abort().
13: * The generated code is sometimes sub-optimal, an optimizing compiler should
14: * take care of this.
15: *
16: * The source for the insn timings is Markt & Technik's Amiga Magazin 8/1992.
17: *
18: * Copyright 1995, 1996, 1997, 1998, 1999, 2000 Bernd Schmidt
1.1.1.2 root 19: *
20: * Adaptation to Hatari and better cpu timings by Thomas Huth
21: *
1.1.1.4 ! root 22: * This file is distributed under the GNU Public License, version 2 or at
! 23: * your option any later version. Read the file gpl.txt for details.
1.1 root 24: */
1.1.1.4 ! root 25: static char rcsid[] = "Hatari $Id: gencpu.c,v 1.6 2003/03/03 18:40:33 thothy Exp $";
1.1 root 26:
27: #include <ctype.h>
1.1.1.3 root 28: #include <string.h>
1.1 root 29:
30: #include "sysdeps.h"
31: #include "readcpu.h"
32:
33: #define BOOL_TYPE "int"
34:
35: static FILE *headerfile;
36: static FILE *stblfile;
37:
38: static int using_prefetch;
39: static int using_exception_3;
40: static int cpu_level;
41:
1.1.1.2 root 42: char exactCpuCycles[256]; /* Space to store return string for exact cpu cycles */
43:
44:
1.1 root 45: /* For the current opcode, the next lower level that will have different code.
46: * Initialized to -1 for each opcode. If it remains unchanged, indicates we
47: * are done with that opcode. */
48: static int next_cpu_level;
49:
50: void write_log (const char *s, ...)
51: {
52: fprintf (stderr, "%s", s);
53: }
54:
55: static int *opcode_map;
56: static int *opcode_next_clev;
57: static int *opcode_last_postfix;
58: static unsigned long *counts;
59:
60: static void read_counts (void)
61: {
62: FILE *file;
63: unsigned long opcode, count, total;
64: char name[20];
65: int nr = 0;
66: memset (counts, 0, 65536 * sizeof *counts);
67:
68: file = fopen ("frequent.68k", "r");
69: if (file) {
70: fscanf (file, "Total: %lu\n", &total);
71: while (fscanf (file, "%lx: %lu %s\n", &opcode, &count, name) == 3) {
72: opcode_next_clev[nr] = 4;
73: opcode_last_postfix[nr] = -1;
74: opcode_map[nr++] = opcode;
75: counts[opcode] = count;
76: }
77: fclose (file);
78: }
79: if (nr == nr_cpuop_funcs)
80: return;
81: for (opcode = 0; opcode < 0x10000; opcode++) {
82: if (table68k[opcode].handler == -1 && table68k[opcode].mnemo != i_ILLG
83: && counts[opcode] == 0)
84: {
85: opcode_next_clev[nr] = 4;
86: opcode_last_postfix[nr] = -1;
87: opcode_map[nr++] = opcode;
88: counts[opcode] = count;
89: }
90: }
91: if (nr != nr_cpuop_funcs)
92: abort ();
93: }
94:
95: static char endlabelstr[80];
96: static int endlabelno = 0;
97: static int need_endlabel;
98:
99: static int n_braces = 0;
100: static int m68k_pc_offset = 0;
101: static int insn_n_cycles;
102:
103: static void start_brace (void)
104: {
105: n_braces++;
106: printf ("{");
107: }
108:
109: static void close_brace (void)
110: {
111: assert (n_braces > 0);
112: n_braces--;
113: printf ("}");
114: }
115:
116: static void finish_braces (void)
117: {
118: while (n_braces > 0)
119: close_brace ();
120: }
121:
122: static void pop_braces (int to)
123: {
124: while (n_braces > to)
125: close_brace ();
126: }
127:
128: static int bit_size (int size)
129: {
130: switch (size) {
131: case sz_byte: return 8;
132: case sz_word: return 16;
133: case sz_long: return 32;
134: default: abort ();
135: }
136: return 0;
137: }
138:
139: static const char *bit_mask (int size)
140: {
141: switch (size) {
142: case sz_byte: return "0xff";
143: case sz_word: return "0xffff";
144: case sz_long: return "0xffffffff";
145: default: abort ();
146: }
147: return 0;
148: }
149:
150: static const char *gen_nextilong (void)
151: {
152: static char buffer[80];
153: int r = m68k_pc_offset;
154: m68k_pc_offset += 4;
155:
156: insn_n_cycles += 8;
157:
158: if (using_prefetch)
159: sprintf (buffer, "get_ilong_prefetch(%d)", r);
160: else
161: sprintf (buffer, "get_ilong(%d)", r);
162: return buffer;
163: }
164:
165: static const char *gen_nextiword (void)
166: {
167: static char buffer[80];
168: int r = m68k_pc_offset;
169: m68k_pc_offset += 2;
170:
171: insn_n_cycles += 4;
172:
173: if (using_prefetch)
174: sprintf (buffer, "get_iword_prefetch(%d)", r);
175: else
176: sprintf (buffer, "get_iword(%d)", r);
177: return buffer;
178: }
179:
180: static const char *gen_nextibyte (void)
181: {
182: static char buffer[80];
183: int r = m68k_pc_offset;
184: m68k_pc_offset += 2;
185:
186: insn_n_cycles += 4;
187:
188: if (using_prefetch)
189: sprintf (buffer, "get_ibyte_prefetch(%d)", r);
190: else
191: sprintf (buffer, "get_ibyte(%d)", r);
192: return buffer;
193: }
194:
195: static void fill_prefetch_0 (void)
196: {
197: if (using_prefetch)
198: printf ("fill_prefetch_0 ();\n");
199: }
200:
201: static void fill_prefetch_2 (void)
202: {
203: if (using_prefetch)
204: printf ("fill_prefetch_2 ();\n");
205: }
206:
207: static void sync_m68k_pc (void)
208: {
209: if (m68k_pc_offset == 0)
210: return;
211: printf ("m68k_incpc(%d);\n", m68k_pc_offset);
212: switch (m68k_pc_offset) {
213: case 0:
214: /*fprintf (stderr, "refilling prefetch at 0\n"); */
215: break;
216: case 2:
217: fill_prefetch_2 ();
218: break;
219: default:
220: fill_prefetch_0 ();
221: break;
222: }
223: m68k_pc_offset = 0;
224: }
225:
226: /* getv == 1: fetch data; getv != 0: check for odd address. If movem != 0,
1.1.1.4 ! root 227: * the calling routine handles Apdi and Aipi modes.
! 228: * gb-- movem == 2 means the same thing but for a MOVE16 instruction */
1.1 root 229: static void genamode (amodes mode, char *reg, wordsizes size, char *name, int getv, int movem)
230: {
231: start_brace ();
232: switch (mode) {
233: case Dreg:
234: if (movem)
235: abort ();
236: if (getv == 1)
237: switch (size) {
238: case sz_byte:
239: printf ("\tuae_s8 %s = m68k_dreg(regs, %s);\n", name, reg);
240: break;
241: case sz_word:
242: printf ("\tuae_s16 %s = m68k_dreg(regs, %s);\n", name, reg);
243: break;
244: case sz_long:
245: printf ("\tuae_s32 %s = m68k_dreg(regs, %s);\n", name, reg);
246: break;
247: default:
248: abort ();
249: }
250: return;
251: case Areg:
252: if (movem)
253: abort ();
254: if (getv == 1)
255: switch (size) {
256: case sz_word:
257: printf ("\tuae_s16 %s = m68k_areg(regs, %s);\n", name, reg);
258: break;
259: case sz_long:
260: printf ("\tuae_s32 %s = m68k_areg(regs, %s);\n", name, reg);
261: break;
262: default:
263: abort ();
264: }
265: return;
266: case Aind:
267: printf ("\tuaecptr %sa = m68k_areg(regs, %s);\n", name, reg);
268: break;
269: case Aipi:
270: printf ("\tuaecptr %sa = m68k_areg(regs, %s);\n", name, reg);
271: break;
272: case Apdi:
273: insn_n_cycles += 2;
274: switch (size) {
275: case sz_byte:
276: if (movem)
277: printf ("\tuaecptr %sa = m68k_areg(regs, %s);\n", name, reg);
278: else
279: printf ("\tuaecptr %sa = m68k_areg(regs, %s) - areg_byteinc[%s];\n", name, reg, reg);
280: break;
281: case sz_word:
282: printf ("\tuaecptr %sa = m68k_areg(regs, %s) - %d;\n", name, reg, movem ? 0 : 2);
283: break;
284: case sz_long:
285: printf ("\tuaecptr %sa = m68k_areg(regs, %s) - %d;\n", name, reg, movem ? 0 : 4);
286: break;
287: default:
288: abort ();
289: }
290: break;
291: case Ad16:
292: printf ("\tuaecptr %sa = m68k_areg(regs, %s) + (uae_s32)(uae_s16)%s;\n", name, reg, gen_nextiword ());
293: break;
294: case Ad8r:
295: insn_n_cycles += 2;
296: if (cpu_level > 1) {
297: if (next_cpu_level < 1)
298: next_cpu_level = 1;
299: sync_m68k_pc ();
300: start_brace ();
301: /* This would ordinarily be done in gen_nextiword, which we bypass. */
302: insn_n_cycles += 4;
303: printf ("\tuaecptr %sa = get_disp_ea_020(m68k_areg(regs, %s), next_iword());\n", name, reg);
304: } else
305: printf ("\tuaecptr %sa = get_disp_ea_000(m68k_areg(regs, %s), %s);\n", name, reg, gen_nextiword ());
306:
307: break;
308: case PC16:
309: printf ("\tuaecptr %sa = m68k_getpc () + %d;\n", name, m68k_pc_offset);
310: printf ("\t%sa += (uae_s32)(uae_s16)%s;\n", name, gen_nextiword ());
311: break;
312: case PC8r:
313: insn_n_cycles += 2;
314: if (cpu_level > 1) {
315: if (next_cpu_level < 1)
316: next_cpu_level = 1;
317: sync_m68k_pc ();
318: start_brace ();
319: /* This would ordinarily be done in gen_nextiword, which we bypass. */
320: insn_n_cycles += 4;
321: printf ("\tuaecptr tmppc = m68k_getpc();\n");
322: printf ("\tuaecptr %sa = get_disp_ea_020(tmppc, next_iword());\n", name);
323: } else {
324: printf ("\tuaecptr tmppc = m68k_getpc() + %d;\n", m68k_pc_offset);
325: printf ("\tuaecptr %sa = get_disp_ea_000(tmppc, %s);\n", name, gen_nextiword ());
326: }
327:
328: break;
329: case absw:
330: printf ("\tuaecptr %sa = (uae_s32)(uae_s16)%s;\n", name, gen_nextiword ());
331: break;
332: case absl:
333: printf ("\tuaecptr %sa = %s;\n", name, gen_nextilong ());
334: break;
335: case imm:
336: if (getv != 1)
337: abort ();
338: switch (size) {
339: case sz_byte:
340: printf ("\tuae_s8 %s = %s;\n", name, gen_nextibyte ());
341: break;
342: case sz_word:
343: printf ("\tuae_s16 %s = %s;\n", name, gen_nextiword ());
344: break;
345: case sz_long:
346: printf ("\tuae_s32 %s = %s;\n", name, gen_nextilong ());
347: break;
348: default:
349: abort ();
350: }
351: return;
352: case imm0:
353: if (getv != 1)
354: abort ();
355: printf ("\tuae_s8 %s = %s;\n", name, gen_nextibyte ());
356: return;
357: case imm1:
358: if (getv != 1)
359: abort ();
360: printf ("\tuae_s16 %s = %s;\n", name, gen_nextiword ());
361: return;
362: case imm2:
363: if (getv != 1)
364: abort ();
365: printf ("\tuae_s32 %s = %s;\n", name, gen_nextilong ());
366: return;
367: case immi:
368: if (getv != 1)
369: abort ();
370: printf ("\tuae_u32 %s = %s;\n", name, reg);
371: return;
372: default:
373: abort ();
374: }
375:
376: /* We get here for all non-reg non-immediate addressing modes to
377: * actually fetch the value. */
378:
379: if (using_exception_3 && getv != 0 && size != sz_byte) {
380: printf ("\tif ((%sa & 1) != 0) {\n", name);
381: printf ("\t\tlast_fault_for_exception_3 = %sa;\n", name);
382: printf ("\t\tlast_op_for_exception_3 = opcode;\n");
383: printf ("\t\tlast_addr_for_exception_3 = m68k_getpc() + %d;\n", m68k_pc_offset);
384: printf ("\t\tException(3, 0);\n");
385: printf ("\t\tgoto %s;\n", endlabelstr);
386: printf ("\t}\n");
387: need_endlabel = 1;
388: start_brace ();
389: }
390:
391: if (getv == 1) {
392: switch (size) {
393: case sz_byte: insn_n_cycles += 4; break;
394: case sz_word: insn_n_cycles += 4; break;
395: case sz_long: insn_n_cycles += 8; break;
396: default: abort ();
397: }
398: start_brace ();
399: switch (size) {
400: case sz_byte: printf ("\tuae_s8 %s = get_byte(%sa);\n", name, name); break;
401: case sz_word: printf ("\tuae_s16 %s = get_word(%sa);\n", name, name); break;
402: case sz_long: printf ("\tuae_s32 %s = get_long(%sa);\n", name, name); break;
403: default: abort ();
404: }
405: }
406:
407: /* We now might have to fix up the register for pre-dec or post-inc
408: * addressing modes. */
409: if (!movem)
410: switch (mode) {
411: case Aipi:
412: switch (size) {
413: case sz_byte:
414: printf ("\tm68k_areg(regs, %s) += areg_byteinc[%s];\n", reg, reg);
415: break;
416: case sz_word:
417: printf ("\tm68k_areg(regs, %s) += 2;\n", reg);
418: break;
419: case sz_long:
420: printf ("\tm68k_areg(regs, %s) += 4;\n", reg);
421: break;
422: default:
423: abort ();
424: }
425: break;
426: case Apdi:
427: printf ("\tm68k_areg (regs, %s) = %sa;\n", reg, name);
428: break;
429: default:
430: break;
431: }
432: }
433:
434: static void genastore (char *from, amodes mode, char *reg, wordsizes size, char *to)
435: {
436: switch (mode) {
437: case Dreg:
438: switch (size) {
439: case sz_byte:
440: printf ("\tm68k_dreg(regs, %s) = (m68k_dreg(regs, %s) & ~0xff) | ((%s) & 0xff);\n", reg, reg, from);
441: break;
442: case sz_word:
443: printf ("\tm68k_dreg(regs, %s) = (m68k_dreg(regs, %s) & ~0xffff) | ((%s) & 0xffff);\n", reg, reg, from);
444: break;
445: case sz_long:
446: printf ("\tm68k_dreg(regs, %s) = (%s);\n", reg, from);
447: break;
448: default:
449: abort ();
450: }
451: break;
452: case Areg:
453: switch (size) {
454: case sz_word:
455: fprintf (stderr, "Foo\n");
456: printf ("\tm68k_areg(regs, %s) = (uae_s32)(uae_s16)(%s);\n", reg, from);
457: break;
458: case sz_long:
459: printf ("\tm68k_areg(regs, %s) = (%s);\n", reg, from);
460: break;
461: default:
462: abort ();
463: }
464: break;
465: case Aind:
466: case Aipi:
467: case Apdi:
468: case Ad16:
469: case Ad8r:
470: case absw:
471: case absl:
472: case PC16:
473: case PC8r:
474: if (using_prefetch)
475: sync_m68k_pc ();
476: switch (size) {
477: case sz_byte:
478: insn_n_cycles += 4;
479: printf ("\tput_byte(%sa,%s);\n", to, from);
480: break;
481: case sz_word:
482: insn_n_cycles += 4;
483: if (cpu_level < 2 && (mode == PC16 || mode == PC8r))
484: abort ();
485: printf ("\tput_word(%sa,%s);\n", to, from);
486: break;
487: case sz_long:
488: insn_n_cycles += 8;
489: if (cpu_level < 2 && (mode == PC16 || mode == PC8r))
490: abort ();
491: printf ("\tput_long(%sa,%s);\n", to, from);
492: break;
493: default:
494: abort ();
495: }
496: break;
497: case imm:
498: case imm0:
499: case imm1:
500: case imm2:
501: case immi:
502: abort ();
503: break;
504: default:
505: abort ();
506: }
507: }
508:
1.1.1.2 root 509:
1.1 root 510: static void genmovemel (uae_u16 opcode)
511: {
512: char getcode[100];
1.1.1.3 root 513: int bMovemLong = (table68k[opcode].size == sz_long);
514: int size = bMovemLong ? 4 : 2;
1.1 root 515:
1.1.1.3 root 516: if (bMovemLong) {
1.1 root 517: strcpy (getcode, "get_long(srca)");
518: } else {
519: strcpy (getcode, "(uae_s32)(uae_s16)get_word(srca)");
520: }
521:
522: printf ("\tuae_u16 mask = %s;\n", gen_nextiword ());
523: printf ("\tunsigned int dmask = mask & 0xff, amask = (mask >> 8) & 0xff;\n");
1.1.1.2 root 524: printf ("\tretcycles = 0;\n");
1.1.1.3 root 525: genamode (table68k[opcode].dmode, "dstreg", table68k[opcode].size, "src", 2, 1);
1.1 root 526: start_brace ();
1.1.1.2 root 527: printf ("\twhile (dmask) { m68k_dreg(regs, movem_index1[dmask]) = %s;"
1.1.1.3 root 528: " srca += %d; dmask = movem_next[dmask]; retcycles+=%d; }\n",
529: getcode, size, (bMovemLong ? 8 : 4));
1.1.1.2 root 530: printf ("\twhile (amask) { m68k_areg(regs, movem_index1[amask]) = %s;"
1.1.1.3 root 531: " srca += %d; amask = movem_next[amask]; retcycles+=%d; }\n",
532: getcode, size, (bMovemLong ? 8 : 4));
1.1 root 533:
534: if (table68k[opcode].dmode == Aipi)
535: printf ("\tm68k_areg(regs, dstreg) = srca;\n");
1.1.1.2 root 536:
537: /* Better cycles - experimental! (Thothy) */
538: switch(table68k[opcode].dmode)
1.1.1.3 root 539: {
1.1.1.2 root 540: case Aind: insn_n_cycles=12; break;
541: case Aipi: insn_n_cycles=12; break;
542: case Ad16: insn_n_cycles=16; break;
543: case Ad8r: insn_n_cycles=18; break;
544: case absw: insn_n_cycles=16; break;
545: case absl: insn_n_cycles=20; break;
546: case PC16: insn_n_cycles=16; break;
547: case PC8r: insn_n_cycles=18; break;
1.1.1.3 root 548: }
549: sprintf(exactCpuCycles," return (%i+retcycles);", insn_n_cycles);
1.1 root 550: }
551:
552: static void genmovemle (uae_u16 opcode)
553: {
554: char putcode[100];
1.1.1.3 root 555: int bMovemLong = (table68k[opcode].size == sz_long);
556: int size = bMovemLong ? 4 : 2;
557:
558: if (bMovemLong) {
1.1 root 559: strcpy (putcode, "put_long(srca,");
560: } else {
561: strcpy (putcode, "put_word(srca,");
562: }
563:
564: printf ("\tuae_u16 mask = %s;\n", gen_nextiword ());
1.1.1.3 root 565: printf ("\tretcycles = 0;\n");
1.1 root 566: genamode (table68k[opcode].dmode, "dstreg", table68k[opcode].size, "src", 2, 1);
567: if (using_prefetch)
568: sync_m68k_pc ();
569:
570: start_brace ();
571: if (table68k[opcode].dmode == Apdi) {
1.1.1.2 root 572: printf ("\tuae_u16 amask = mask & 0xff, dmask = (mask >> 8) & 0xff;\n");
573: printf ("\twhile (amask) { srca -= %d; %s m68k_areg(regs, movem_index2[amask]));"
1.1.1.3 root 574: " amask = movem_next[amask]; retcycles+=%d; }\n",
575: size, putcode, (bMovemLong ? 8 : 4));
1.1.1.2 root 576: printf ("\twhile (dmask) { srca -= %d; %s m68k_dreg(regs, movem_index2[dmask]));"
1.1.1.3 root 577: " dmask = movem_next[dmask]; retcycles+=%d; }\n",
578: size, putcode, (bMovemLong ? 8 : 4));
1.1.1.2 root 579: printf ("\tm68k_areg(regs, dstreg) = srca;\n");
1.1 root 580: } else {
1.1.1.2 root 581: printf ("\tuae_u16 dmask = mask & 0xff, amask = (mask >> 8) & 0xff;\n");
582: printf ("\twhile (dmask) { %s m68k_dreg(regs, movem_index1[dmask])); srca += %d;"
1.1.1.3 root 583: " dmask = movem_next[dmask]; retcycles+=%d; }\n",
584: putcode, size, (bMovemLong ? 8 : 4));
1.1.1.2 root 585: printf ("\twhile (amask) { %s m68k_areg(regs, movem_index1[amask])); srca += %d;"
1.1.1.3 root 586: " amask = movem_next[amask]; retcycles+=%d; }\n",
587: putcode, size, (bMovemLong ? 8 : 4));
1.1.1.2 root 588: }
589:
590: /* Better cycles - experimental! (Thothy) */
591: switch(table68k[opcode].dmode)
1.1.1.3 root 592: {
1.1.1.2 root 593: case Aind: insn_n_cycles=8; break;
594: case Apdi: insn_n_cycles=8; break;
595: case Ad16: insn_n_cycles=12; break;
596: case Ad8r: insn_n_cycles=14; break;
597: case absw: insn_n_cycles=12; break;
598: case absl: insn_n_cycles=16; break;
1.1.1.3 root 599: }
600: sprintf(exactCpuCycles," return (%i+retcycles);", insn_n_cycles);
1.1 root 601: }
602:
1.1.1.2 root 603:
1.1 root 604: static void duplicate_carry (void)
605: {
606: printf ("\tCOPY_CARRY;\n");
607: }
608:
609: typedef enum
610: {
611: flag_logical_noclobber, flag_logical, flag_add, flag_sub, flag_cmp, flag_addx, flag_subx, flag_zn,
612: flag_av, flag_sv
613: }
614: flagtypes;
615:
616: static void genflags_normal (flagtypes type, wordsizes size, char *value, char *src, char *dst)
617: {
618: char vstr[100], sstr[100], dstr[100];
619: char usstr[100], udstr[100];
620: char unsstr[100], undstr[100];
621:
622: switch (size) {
623: case sz_byte:
624: strcpy (vstr, "((uae_s8)(");
625: strcpy (usstr, "((uae_u8)(");
626: break;
627: case sz_word:
628: strcpy (vstr, "((uae_s16)(");
629: strcpy (usstr, "((uae_u16)(");
630: break;
631: case sz_long:
632: strcpy (vstr, "((uae_s32)(");
633: strcpy (usstr, "((uae_u32)(");
634: break;
635: default:
636: abort ();
637: }
638: strcpy (unsstr, usstr);
639:
640: strcpy (sstr, vstr);
641: strcpy (dstr, vstr);
642: strcat (vstr, value);
643: strcat (vstr, "))");
644: strcat (dstr, dst);
645: strcat (dstr, "))");
646: strcat (sstr, src);
647: strcat (sstr, "))");
648:
649: strcpy (udstr, usstr);
650: strcat (udstr, dst);
651: strcat (udstr, "))");
652: strcat (usstr, src);
653: strcat (usstr, "))");
654:
655: strcpy (undstr, unsstr);
656: strcat (unsstr, "-");
657: strcat (undstr, "~");
658: strcat (undstr, dst);
659: strcat (undstr, "))");
660: strcat (unsstr, src);
661: strcat (unsstr, "))");
662:
663: switch (type) {
664: case flag_logical_noclobber:
665: case flag_logical:
666: case flag_zn:
667: case flag_av:
668: case flag_sv:
669: case flag_addx:
670: case flag_subx:
671: break;
672:
673: case flag_add:
674: start_brace ();
675: printf ("uae_u32 %s = %s + %s;\n", value, dstr, sstr);
676: break;
677: case flag_sub:
678: case flag_cmp:
679: start_brace ();
680: printf ("uae_u32 %s = %s - %s;\n", value, dstr, sstr);
681: break;
682: }
683:
684: switch (type) {
685: case flag_logical_noclobber:
686: case flag_logical:
687: case flag_zn:
688: break;
689:
690: case flag_add:
691: case flag_sub:
692: case flag_addx:
693: case flag_subx:
694: case flag_cmp:
695: case flag_av:
696: case flag_sv:
697: start_brace ();
698: printf ("\t" BOOL_TYPE " flgs = %s < 0;\n", sstr);
699: printf ("\t" BOOL_TYPE " flgo = %s < 0;\n", dstr);
700: printf ("\t" BOOL_TYPE " flgn = %s < 0;\n", vstr);
701: break;
702: }
703:
704: switch (type) {
705: case flag_logical:
706: printf ("\tCLEAR_CZNV;\n");
707: printf ("\tSET_ZFLG (%s == 0);\n", vstr);
708: printf ("\tSET_NFLG (%s < 0);\n", vstr);
709: break;
710: case flag_logical_noclobber:
711: printf ("\tSET_ZFLG (%s == 0);\n", vstr);
712: printf ("\tSET_NFLG (%s < 0);\n", vstr);
713: break;
714: case flag_av:
715: printf ("\tSET_VFLG ((flgs ^ flgn) & (flgo ^ flgn));\n");
716: break;
717: case flag_sv:
718: printf ("\tSET_VFLG ((flgs ^ flgo) & (flgn ^ flgo));\n");
719: break;
720: case flag_zn:
721: printf ("\tSET_ZFLG (GET_ZFLG & (%s == 0));\n", vstr);
722: printf ("\tSET_NFLG (%s < 0);\n", vstr);
723: break;
724: case flag_add:
725: printf ("\tSET_ZFLG (%s == 0);\n", vstr);
726: printf ("\tSET_VFLG ((flgs ^ flgn) & (flgo ^ flgn));\n");
727: printf ("\tSET_CFLG (%s < %s);\n", undstr, usstr);
728: duplicate_carry ();
729: printf ("\tSET_NFLG (flgn != 0);\n");
730: break;
731: case flag_sub:
732: printf ("\tSET_ZFLG (%s == 0);\n", vstr);
733: printf ("\tSET_VFLG ((flgs ^ flgo) & (flgn ^ flgo));\n");
734: printf ("\tSET_CFLG (%s > %s);\n", usstr, udstr);
735: duplicate_carry ();
736: printf ("\tSET_NFLG (flgn != 0);\n");
737: break;
738: case flag_addx:
739: printf ("\tSET_VFLG ((flgs ^ flgn) & (flgo ^ flgn));\n"); /* minterm SON: 0x42 */
740: printf ("\tSET_CFLG (flgs ^ ((flgs ^ flgo) & (flgo ^ flgn)));\n"); /* minterm SON: 0xD4 */
741: duplicate_carry ();
742: break;
743: case flag_subx:
744: printf ("\tSET_VFLG ((flgs ^ flgo) & (flgo ^ flgn));\n"); /* minterm SON: 0x24 */
745: printf ("\tSET_CFLG (flgs ^ ((flgs ^ flgn) & (flgo ^ flgn)));\n"); /* minterm SON: 0xB2 */
746: duplicate_carry ();
747: break;
748: case flag_cmp:
749: printf ("\tSET_ZFLG (%s == 0);\n", vstr);
750: printf ("\tSET_VFLG ((flgs != flgo) && (flgn != flgo));\n");
751: printf ("\tSET_CFLG (%s > %s);\n", usstr, udstr);
752: printf ("\tSET_NFLG (flgn != 0);\n");
753: break;
754: }
755: }
756:
757: static void genflags (flagtypes type, wordsizes size, char *value, char *src, char *dst)
758: {
759: /* Temporarily deleted 68k/ARM flag optimizations. I'd prefer to have
760: them in the appropriate m68k.h files and use just one copy of this
761: code here. The API can be changed if necessary. */
762: #ifdef OPTIMIZED_FLAGS
763: switch (type) {
764: case flag_add:
765: case flag_sub:
766: start_brace ();
767: printf ("\tuae_u32 %s;\n", value);
768: break;
769:
770: default:
771: break;
772: }
773:
774: /* At least some of those casts are fairly important! */
775: switch (type) {
776: case flag_logical_noclobber:
777: printf ("\t{uae_u32 oldcznv = GET_CZNV & ~(FLAGVAL_Z | FLAGVAL_N);\n");
778: if (strcmp (value, "0") == 0) {
779: printf ("\tSET_CZNV (olcznv | FLAGVAL_Z);\n");
780: } else {
781: switch (size) {
782: case sz_byte: printf ("\toptflag_testb ((uae_s8)(%s));\n", value); break;
783: case sz_word: printf ("\toptflag_testw ((uae_s16)(%s));\n", value); break;
784: case sz_long: printf ("\toptflag_testl ((uae_s32)(%s));\n", value); break;
785: }
786: printf ("\tIOR_CZNV (oldcznv);\n");
787: }
788: printf ("\t}\n");
789: return;
790: case flag_logical:
791: if (strcmp (value, "0") == 0) {
792: printf ("\tSET_CZNV (FLAGVAL_Z);\n");
793: } else {
794: switch (size) {
795: case sz_byte: printf ("\toptflag_testb ((uae_s8)(%s));\n", value); break;
796: case sz_word: printf ("\toptflag_testw ((uae_s16)(%s));\n", value); break;
797: case sz_long: printf ("\toptflag_testl ((uae_s32)(%s));\n", value); break;
798: }
799: }
800: return;
801:
802: case flag_add:
803: switch (size) {
804: case sz_byte: printf ("\toptflag_addb (%s, (uae_s8)(%s), (uae_s8)(%s));\n", value, src, dst); break;
805: case sz_word: printf ("\toptflag_addw (%s, (uae_s16)(%s), (uae_s16)(%s));\n", value, src, dst); break;
806: case sz_long: printf ("\toptflag_addl (%s, (uae_s32)(%s), (uae_s32)(%s));\n", value, src, dst); break;
807: }
808: return;
809:
810: case flag_sub:
811: switch (size) {
812: case sz_byte: printf ("\toptflag_subb (%s, (uae_s8)(%s), (uae_s8)(%s));\n", value, src, dst); break;
813: case sz_word: printf ("\toptflag_subw (%s, (uae_s16)(%s), (uae_s16)(%s));\n", value, src, dst); break;
814: case sz_long: printf ("\toptflag_subl (%s, (uae_s32)(%s), (uae_s32)(%s));\n", value, src, dst); break;
815: }
816: return;
817:
818: case flag_cmp:
819: switch (size) {
820: case sz_byte: printf ("\toptflag_cmpb ((uae_s8)(%s), (uae_s8)(%s));\n", src, dst); break;
821: case sz_word: printf ("\toptflag_cmpw ((uae_s16)(%s), (uae_s16)(%s));\n", src, dst); break;
822: case sz_long: printf ("\toptflag_cmpl ((uae_s32)(%s), (uae_s32)(%s));\n", src, dst); break;
823: }
824: return;
825:
826: default:
827: break;
828: }
829: #endif
830:
831: genflags_normal (type, size, value, src, dst);
832: }
833:
834: static void force_range_for_rox (const char *var, wordsizes size)
835: {
836: /* Could do a modulo operation here... which one is faster? */
837: switch (size) {
838: case sz_long:
839: printf ("\tif (%s >= 33) %s -= 33;\n", var, var);
840: break;
841: case sz_word:
842: printf ("\tif (%s >= 34) %s -= 34;\n", var, var);
843: printf ("\tif (%s >= 17) %s -= 17;\n", var, var);
844: break;
845: case sz_byte:
846: printf ("\tif (%s >= 36) %s -= 36;\n", var, var);
847: printf ("\tif (%s >= 18) %s -= 18;\n", var, var);
848: printf ("\tif (%s >= 9) %s -= 9;\n", var, var);
849: break;
850: }
851: }
852:
853: static const char *cmask (wordsizes size)
854: {
855: switch (size) {
856: case sz_byte: return "0x80";
857: case sz_word: return "0x8000";
858: case sz_long: return "0x80000000";
859: default: abort ();
860: }
861: }
862:
863: static int source_is_imm1_8 (struct instr *i)
864: {
865: return i->stype == 3;
866: }
867:
1.1.1.2 root 868:
869:
1.1 root 870: static void gen_opcode (unsigned long int opcode)
871: {
1.1.1.2 root 872: #if 0
873: char *amodenames[] = { "Dreg", "Areg", "Aind", "Aipi", "Apdi", "Ad16", "Ad8r",
874: "absw", "absl", "PC16", "PC8r", "imm", "imm0", "imm1", "imm2", "immi", "am_unknown", "am_illg"};
875: #endif
876:
1.1 root 877: struct instr *curi = table68k + opcode;
878: insn_n_cycles = 4;
879:
880: start_brace ();
881: m68k_pc_offset = 2;
1.1.1.2 root 882:
1.1 root 883: switch (curi->plev) {
884: case 0: /* not privileged */
885: break;
886: case 1: /* unprivileged only on 68000 */
887: if (cpu_level == 0)
888: break;
889: if (next_cpu_level < 0)
890: next_cpu_level = 0;
891:
892: /* fall through */
893: case 2: /* priviledged */
894: printf ("if (!regs.s) { Exception(8,0); goto %s; }\n", endlabelstr);
895: need_endlabel = 1;
896: start_brace ();
897: break;
898: case 3: /* privileged if size == word */
899: if (curi->size == sz_byte)
900: break;
901: printf ("if (!regs.s) { Exception(8,0); goto %s; }\n", endlabelstr);
902: need_endlabel = 1;
903: start_brace ();
904: break;
905: }
1.1.1.2 root 906:
907: /* Build the opcodes: */
1.1 root 908: switch (curi->mnemo) {
909: case i_OR:
910: case i_AND:
911: case i_EOR:
1.1.1.2 root 912: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
913: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
914: printf ("\tsrc %c= dst;\n", curi->mnemo == i_OR ? '|' : curi->mnemo == i_AND ? '&' : '^');
915: genflags (flag_logical, curi->size, "src", "", "");
916: genastore ("src", curi->dmode, "dstreg", curi->size, "dst");
917: if(curi->size==sz_long && curi->dmode==Dreg)
918: {
919: insn_n_cycles += 2;
920: if(curi->smode==Dreg || curi->smode==Areg || (curi->smode>=imm && curi->smode<=immi))
921: insn_n_cycles += 2;
922: }
923: #if 0
924: /* Output the CPU cycles: */
925: fprintf(stderr,"MOVE, size %i: ",curi->size);
926: fprintf(stderr," %s ->",amodenames[curi->smode]);
927: fprintf(stderr," %s ",amodenames[curi->dmode]);
928: fprintf(stderr," Cycles: %i\n",insn_n_cycles);
929: #endif
930: break;
1.1 root 931: case i_ORSR:
932: case i_EORSR:
1.1.1.2 root 933: printf ("\tMakeSR();\n");
934: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
935: if (curi->size == sz_byte) {
936: printf ("\tsrc &= 0xFF;\n");
937: }
938: printf ("\tregs.sr %c= src;\n", curi->mnemo == i_EORSR ? '^' : '|');
939: printf ("\tMakeFromSR();\n");
940: insn_n_cycles = 20;
941: break;
1.1 root 942: case i_ANDSR:
1.1.1.2 root 943: printf ("\tMakeSR();\n");
944: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
945: if (curi->size == sz_byte) {
946: printf ("\tsrc |= 0xFF00;\n");
947: }
948: printf ("\tregs.sr &= src;\n");
949: printf ("\tMakeFromSR();\n");
950: insn_n_cycles = 20;
951: break;
1.1 root 952: case i_SUB:
953: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
954: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
955: start_brace ();
956: genflags (flag_sub, curi->size, "newv", "src", "dst");
957: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 958: if(curi->size==sz_long && curi->dmode==Dreg)
959: {
960: insn_n_cycles += 2;
961: if(curi->smode==Dreg || curi->smode==Areg || (curi->smode>=imm && curi->smode<=immi))
962: insn_n_cycles += 2;
963: }
1.1 root 964: break;
965: case i_SUBA:
966: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
967: genamode (curi->dmode, "dstreg", sz_long, "dst", 1, 0);
968: start_brace ();
969: printf ("\tuae_u32 newv = dst - src;\n");
970: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1.1.1.2 root 971: if(curi->size==sz_long && curi->smode!=Dreg && curi->smode!=Areg && !(curi->smode>=imm && curi->smode<=immi))
972: insn_n_cycles += 2;
973: else
974: insn_n_cycles += 4;
1.1 root 975: break;
976: case i_SUBX:
977: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
978: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
979: start_brace ();
980: printf ("\tuae_u32 newv = dst - src - (GET_XFLG ? 1 : 0);\n");
981: genflags (flag_subx, curi->size, "newv", "src", "dst");
982: genflags (flag_zn, curi->size, "newv", "", "");
983: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 984: if(curi->smode==Dreg && curi->size==sz_long)
985: insn_n_cycles=8;
986: if(curi->smode==Apdi)
987: {
988: if(curi->size==sz_long)
989: insn_n_cycles=30;
990: else
991: insn_n_cycles=18;
992: }
1.1 root 993: break;
994: case i_SBCD:
995: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
996: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
997: start_brace ();
998: printf ("\tuae_u16 newv_lo = (dst & 0xF) - (src & 0xF) - (GET_XFLG ? 1 : 0);\n");
999: printf ("\tuae_u16 newv_hi = (dst & 0xF0) - (src & 0xF0);\n");
1.1.1.4 ! root 1000: printf ("\tuae_u16 newv, tmp_newv;\n");
! 1001: printf ("\tint bcd = 0;\n");
! 1002: printf ("\tnewv = tmp_newv = newv_hi + newv_lo;\n");
! 1003: printf ("\tif (newv_lo & 0xF0) { newv -= 6; bcd = 6; };\n");
! 1004: printf ("\tif ((((dst & 0xFF) - (src & 0xFF) - (GET_XFLG ? 1 : 0)) & 0x100) > 0xFF) { newv -= 0x60; }\n");
! 1005: printf ("\tSET_CFLG ((((dst & 0xFF) - (src & 0xFF) - bcd - (GET_XFLG ? 1 : 0)) & 0x300) > 0xFF);\n");
1.1 root 1006: duplicate_carry ();
1007: genflags (flag_zn, curi->size, "newv", "", "");
1.1.1.4 ! root 1008: printf ("\tSET_VFLG ((tmp_newv & 0x80) != 0 && (newv & 0x80) == 0);\n");
1.1 root 1009: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.4 ! root 1010: if(curi->smode==Dreg) insn_n_cycles=6;
! 1011: if(curi->smode==Apdi) insn_n_cycles=18;
1.1 root 1012: break;
1013: case i_ADD:
1014: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1015: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1016: start_brace ();
1017: genflags (flag_add, curi->size, "newv", "src", "dst");
1018: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1019: if(curi->size==sz_long && curi->dmode==Dreg)
1020: {
1021: insn_n_cycles += 2;
1022: if(curi->smode==Dreg || curi->smode==Areg || (curi->smode>=imm && curi->smode<=immi))
1023: insn_n_cycles += 2;
1024: }
1.1 root 1025: break;
1026: case i_ADDA:
1027: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1028: genamode (curi->dmode, "dstreg", sz_long, "dst", 1, 0);
1029: start_brace ();
1030: printf ("\tuae_u32 newv = dst + src;\n");
1031: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1.1.1.2 root 1032: if(curi->size==sz_long && curi->smode!=Dreg && curi->smode!=Areg && !(curi->smode>=imm && curi->smode<=immi))
1033: insn_n_cycles += 2;
1034: else
1035: insn_n_cycles += 4;
1.1 root 1036: break;
1037: case i_ADDX:
1038: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1039: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1040: start_brace ();
1041: printf ("\tuae_u32 newv = dst + src + (GET_XFLG ? 1 : 0);\n");
1042: genflags (flag_addx, curi->size, "newv", "src", "dst");
1043: genflags (flag_zn, curi->size, "newv", "", "");
1044: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1045: if(curi->smode==Dreg && curi->size==sz_long)
1046: insn_n_cycles=8;
1047: if(curi->smode==Apdi)
1048: {
1049: if(curi->size==sz_long)
1050: insn_n_cycles=30;
1051: else
1052: insn_n_cycles=18;
1053: }
1.1 root 1054: break;
1055: case i_ABCD:
1056: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1057: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1058: start_brace ();
1059: printf ("\tuae_u16 newv_lo = (src & 0xF) + (dst & 0xF) + (GET_XFLG ? 1 : 0);\n");
1060: printf ("\tuae_u16 newv_hi = (src & 0xF0) + (dst & 0xF0);\n");
1.1.1.4 ! root 1061: printf ("\tuae_u16 newv, tmp_newv;\n");
1.1 root 1062: printf ("\tint cflg;\n");
1.1.1.4 ! root 1063: printf ("\tnewv = tmp_newv = newv_hi + newv_lo;");
! 1064: printf ("\tif (newv_lo > 9) { newv += 6; }\n");
! 1065: printf ("\tcflg = (newv & 0x3F0) > 0x90;\n");
! 1066: printf ("\tif (cflg) newv += 0x60;\n");
1.1 root 1067: printf ("\tSET_CFLG (cflg);\n");
1068: duplicate_carry ();
1069: genflags (flag_zn, curi->size, "newv", "", "");
1.1.1.4 ! root 1070: printf ("\tSET_VFLG ((tmp_newv & 0x80) == 0 && (newv & 0x80) != 0);\n");
1.1 root 1071: genastore ("newv", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.4 ! root 1072: if(curi->smode==Dreg) insn_n_cycles=6;
! 1073: if(curi->smode==Apdi) insn_n_cycles=18;
1.1 root 1074: break;
1075: case i_NEG:
1076: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1077: start_brace ();
1078: genflags (flag_sub, curi->size, "dst", "src", "0");
1079: genastore ("dst", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 1080: if(curi->size==sz_long && curi->smode==Dreg) insn_n_cycles += 2;
1.1 root 1081: break;
1082: case i_NEGX:
1083: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1084: start_brace ();
1085: printf ("\tuae_u32 newv = 0 - src - (GET_XFLG ? 1 : 0);\n");
1086: genflags (flag_subx, curi->size, "newv", "src", "0");
1087: genflags (flag_zn, curi->size, "newv", "", "");
1088: genastore ("newv", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 1089: if(curi->size==sz_long && curi->smode==Dreg) insn_n_cycles += 2;
1.1 root 1090: break;
1091: case i_NBCD:
1092: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1093: start_brace ();
1094: printf ("\tuae_u16 newv_lo = - (src & 0xF) - (GET_XFLG ? 1 : 0);\n");
1095: printf ("\tuae_u16 newv_hi = - (src & 0xF0);\n");
1096: printf ("\tuae_u16 newv;\n");
1097: printf ("\tint cflg;\n");
1.1.1.4 ! root 1098: printf ("\tif (newv_lo > 9) { newv_lo -= 6; }\n");
! 1099: printf ("\tnewv = newv_hi + newv_lo;");
! 1100: printf ("\tcflg = (newv & 0x1F0) > 0x90;\n");
! 1101: printf ("\tif (cflg) newv -= 0x60;\n");
1.1 root 1102: printf ("\tSET_CFLG (cflg);\n");
1103: duplicate_carry();
1104: genflags (flag_zn, curi->size, "newv", "", "");
1105: genastore ("newv", curi->smode, "srcreg", curi->size, "src");
1.1.1.4 ! root 1106: if(curi->smode==Dreg) insn_n_cycles += 2;
1.1 root 1107: break;
1108: case i_CLR:
1109: genamode (curi->smode, "srcreg", curi->size, "src", 2, 0);
1110: genflags (flag_logical, curi->size, "0", "", "");
1111: genastore ("0", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 1112: if(curi->size==sz_long)
1.1.1.3 root 1113: {
1.1.1.2 root 1114: if(curi->smode==Dreg)
1115: insn_n_cycles += 2;
1116: else
1117: insn_n_cycles += 4;
1.1.1.3 root 1118: }
1.1.1.2 root 1119: if(curi->smode!=Dreg)
1120: insn_n_cycles += 4;
1.1 root 1121: break;
1122: case i_NOT:
1123: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1124: start_brace ();
1125: printf ("\tuae_u32 dst = ~src;\n");
1126: genflags (flag_logical, curi->size, "dst", "", "");
1127: genastore ("dst", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 1128: if(curi->size==sz_long && curi->smode==Dreg) insn_n_cycles += 2;
1.1 root 1129: break;
1130: case i_TST:
1131: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1132: genflags (flag_logical, curi->size, "src", "", "");
1133: break;
1134: case i_BTST:
1135: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1136: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1137: if (curi->size == sz_byte)
1138: printf ("\tsrc &= 7;\n");
1139: else
1140: printf ("\tsrc &= 31;\n");
1141: printf ("\tSET_ZFLG (1 ^ ((dst >> src) & 1));\n");
1.1.1.2 root 1142: if(curi->dmode==Dreg) insn_n_cycles += 2;
1.1 root 1143: break;
1144: case i_BCHG:
1145: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1146: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1147: if (curi->size == sz_byte)
1148: printf ("\tsrc &= 7;\n");
1149: else
1150: printf ("\tsrc &= 31;\n");
1151: printf ("\tdst ^= (1 << src);\n");
1152: printf ("\tSET_ZFLG (((uae_u32)dst & (1 << src)) >> src);\n");
1153: genastore ("dst", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1154: if(curi->dmode==Dreg) insn_n_cycles += 4;
1.1 root 1155: break;
1156: case i_BCLR:
1157: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1158: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1159: if (curi->size == sz_byte)
1160: printf ("\tsrc &= 7;\n");
1161: else
1162: printf ("\tsrc &= 31;\n");
1163: printf ("\tSET_ZFLG (1 ^ ((dst >> src) & 1));\n");
1164: printf ("\tdst &= ~(1 << src);\n");
1165: genastore ("dst", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1166: if(curi->dmode==Dreg) insn_n_cycles += 6;
1.1 root 1167: break;
1168: case i_BSET:
1169: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1170: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1171: if (curi->size == sz_byte)
1172: printf ("\tsrc &= 7;\n");
1173: else
1174: printf ("\tsrc &= 31;\n");
1175: printf ("\tSET_ZFLG (1 ^ ((dst >> src) & 1));\n");
1176: printf ("\tdst |= (1 << src);\n");
1177: genastore ("dst", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1178: if(curi->dmode==Dreg) insn_n_cycles += 4;
1.1 root 1179: break;
1180: case i_CMPM:
1181: case i_CMP:
1182: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1183: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1184: start_brace ();
1185: genflags (flag_cmp, curi->size, "newv", "src", "dst");
1.1.1.2 root 1186: if(curi->size==sz_long && curi->dmode==Dreg)
1187: insn_n_cycles += 2;
1.1 root 1188: break;
1189: case i_CMPA:
1190: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1191: genamode (curi->dmode, "dstreg", sz_long, "dst", 1, 0);
1192: start_brace ();
1193: genflags (flag_cmp, sz_long, "newv", "src", "dst");
1.1.1.2 root 1194: insn_n_cycles += 2;
1.1 root 1195: break;
1196: /* The next two are coded a little unconventional, but they are doing
1197: * weird things... */
1198: case i_MVPRM:
1199: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1200:
1201: printf ("\tuaecptr memp = m68k_areg(regs, dstreg) + (uae_s32)(uae_s16)%s;\n", gen_nextiword ());
1202: if (curi->size == sz_word) {
1203: printf ("\tput_byte(memp, src >> 8); put_byte(memp + 2, src);\n");
1204: } else {
1205: printf ("\tput_byte(memp, src >> 24); put_byte(memp + 2, src >> 16);\n");
1206: printf ("\tput_byte(memp + 4, src >> 8); put_byte(memp + 6, src);\n");
1207: }
1.1.1.2 root 1208: if(curi->size==sz_long) insn_n_cycles=24; else insn_n_cycles=16;
1.1 root 1209: break;
1210: case i_MVPMR:
1211: printf ("\tuaecptr memp = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)%s;\n", gen_nextiword ());
1212: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
1213: if (curi->size == sz_word) {
1214: printf ("\tuae_u16 val = (get_byte(memp) << 8) + get_byte(memp + 2);\n");
1215: } else {
1216: printf ("\tuae_u32 val = (get_byte(memp) << 24) + (get_byte(memp + 2) << 16)\n");
1217: printf (" + (get_byte(memp + 4) << 8) + get_byte(memp + 6);\n");
1218: }
1219: genastore ("val", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1220: if(curi->size==sz_long) insn_n_cycles=24; else insn_n_cycles=16;
1.1 root 1221: break;
1222: case i_MOVE:
1223: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1224: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
1225: genflags (flag_logical, curi->size, "src", "", "");
1226: genastore ("src", curi->dmode, "dstreg", curi->size, "dst");
1227: break;
1228: case i_MOVEA:
1229: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1230: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
1231: if (curi->size == sz_word) {
1232: printf ("\tuae_u32 val = (uae_s32)(uae_s16)src;\n");
1233: } else {
1234: printf ("\tuae_u32 val = src;\n");
1235: }
1236: genastore ("val", curi->dmode, "dstreg", sz_long, "dst");
1237: break;
1.1.1.2 root 1238: case i_MVSR2: /* Move from SR */
1.1 root 1239: genamode (curi->smode, "srcreg", sz_word, "src", 2, 0);
1240: printf ("\tMakeSR();\n");
1241: if (curi->size == sz_byte)
1242: genastore ("regs.sr & 0xff", curi->smode, "srcreg", sz_word, "src");
1243: else
1244: genastore ("regs.sr", curi->smode, "srcreg", sz_word, "src");
1.1.1.2 root 1245: if (curi->smode==Dreg) insn_n_cycles += 2; else insn_n_cycles += 4;
1.1 root 1246: break;
1.1.1.2 root 1247: case i_MV2SR: /* Move to SR */
1.1 root 1248: genamode (curi->smode, "srcreg", sz_word, "src", 1, 0);
1249: if (curi->size == sz_byte)
1250: printf ("\tMakeSR();\n\tregs.sr &= 0xFF00;\n\tregs.sr |= src & 0xFF;\n");
1251: else {
1252: printf ("\tregs.sr = src;\n");
1253: }
1254: printf ("\tMakeFromSR();\n");
1.1.1.2 root 1255: insn_n_cycles += 8;
1.1 root 1256: break;
1257: case i_SWAP:
1258: genamode (curi->smode, "srcreg", sz_long, "src", 1, 0);
1259: start_brace ();
1260: printf ("\tuae_u32 dst = ((src >> 16)&0xFFFF) | ((src&0xFFFF)<<16);\n");
1261: genflags (flag_logical, sz_long, "dst", "", "");
1262: genastore ("dst", curi->smode, "srcreg", sz_long, "src");
1263: break;
1264: case i_EXG:
1265: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1266: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1267: genastore ("dst", curi->smode, "srcreg", curi->size, "src");
1268: genastore ("src", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1269: insn_n_cycles = 6;
1.1 root 1270: break;
1271: case i_EXT:
1272: genamode (curi->smode, "srcreg", sz_long, "src", 1, 0);
1273: start_brace ();
1274: switch (curi->size) {
1275: case sz_byte: printf ("\tuae_u32 dst = (uae_s32)(uae_s8)src;\n"); break;
1276: case sz_word: printf ("\tuae_u16 dst = (uae_s16)(uae_s8)src;\n"); break;
1277: case sz_long: printf ("\tuae_u32 dst = (uae_s32)(uae_s16)src;\n"); break;
1278: default: abort ();
1279: }
1280: genflags (flag_logical,
1281: curi->size == sz_word ? sz_word : sz_long, "dst", "", "");
1282: genastore ("dst", curi->smode, "srcreg",
1283: curi->size == sz_word ? sz_word : sz_long, "src");
1284: break;
1285: case i_MVMEL:
1286: genmovemel (opcode);
1287: break;
1288: case i_MVMLE:
1289: genmovemle (opcode);
1290: break;
1291: case i_TRAP:
1292: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1293: sync_m68k_pc ();
1294: printf ("\tException(src+32,0);\n");
1295: m68k_pc_offset = 0;
1296: break;
1297: case i_MVR2USP:
1298: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1299: printf ("\tregs.usp = src;\n");
1300: break;
1301: case i_MVUSP2R:
1302: genamode (curi->smode, "srcreg", curi->size, "src", 2, 0);
1303: genastore ("regs.usp", curi->smode, "srcreg", curi->size, "src");
1304: break;
1305: case i_RESET:
1306: printf ("\tcustomreset();\n");
1.1.1.2 root 1307: insn_n_cycles = 132; /* I am not so sure about this!? - Thothy */
1.1 root 1308: break;
1309: case i_NOP:
1310: break;
1311: case i_STOP:
1312: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1313: printf ("\tregs.sr = src;\n");
1314: printf ("\tMakeFromSR();\n");
1315: printf ("\tm68k_setstopped(1);\n");
1.1.1.2 root 1316: insn_n_cycles = 4;
1.1 root 1317: break;
1318: case i_RTE:
1319: if (cpu_level == 0) {
1320: genamode (Aipi, "7", sz_word, "sr", 1, 0);
1321: genamode (Aipi, "7", sz_long, "pc", 1, 0);
1322: printf ("\tregs.sr = sr; m68k_setpc_rte(pc);\n");
1323: fill_prefetch_0 ();
1324: printf ("\tMakeFromSR();\n");
1325: } else {
1326: int old_brace_level = n_braces;
1327: if (next_cpu_level < 0)
1328: next_cpu_level = 0;
1329: printf ("\tuae_u16 newsr; uae_u32 newpc; for (;;) {\n");
1330: genamode (Aipi, "7", sz_word, "sr", 1, 0);
1331: genamode (Aipi, "7", sz_long, "pc", 1, 0);
1332: genamode (Aipi, "7", sz_word, "format", 1, 0);
1333: printf ("\tnewsr = sr; newpc = pc;\n");
1334: printf ("\tif ((format & 0xF000) == 0x0000) { break; }\n");
1335: printf ("\telse if ((format & 0xF000) == 0x1000) { ; }\n");
1336: printf ("\telse if ((format & 0xF000) == 0x2000) { m68k_areg(regs, 7) += 4; break; }\n");
1337: printf ("\telse if ((format & 0xF000) == 0x8000) { m68k_areg(regs, 7) += 50; break; }\n");
1338: printf ("\telse if ((format & 0xF000) == 0x9000) { m68k_areg(regs, 7) += 12; break; }\n");
1339: printf ("\telse if ((format & 0xF000) == 0xa000) { m68k_areg(regs, 7) += 24; break; }\n");
1340: printf ("\telse if ((format & 0xF000) == 0xb000) { m68k_areg(regs, 7) += 84; break; }\n");
1341: printf ("\telse { Exception(14,0); goto %s; }\n", endlabelstr);
1342: printf ("\tregs.sr = newsr; MakeFromSR();\n}\n");
1343: pop_braces (old_brace_level);
1344: printf ("\tregs.sr = newsr; MakeFromSR();\n");
1345: printf ("\tm68k_setpc_rte(newpc);\n");
1346: fill_prefetch_0 ();
1347: need_endlabel = 1;
1348: }
1349: /* PC is set and prefetch filled. */
1350: m68k_pc_offset = 0;
1.1.1.2 root 1351: insn_n_cycles = 20;
1.1 root 1352: break;
1353: case i_RTD:
1354: printf ("\tcompiler_flush_jsr_stack();\n");
1355: genamode (Aipi, "7", sz_long, "pc", 1, 0);
1356: genamode (curi->smode, "srcreg", curi->size, "offs", 1, 0);
1357: printf ("\tm68k_areg(regs, 7) += offs;\n");
1358: printf ("\tm68k_setpc_rte(pc);\n");
1359: fill_prefetch_0 ();
1360: /* PC is set and prefetch filled. */
1361: m68k_pc_offset = 0;
1362: break;
1363: case i_LINK:
1364: genamode (Apdi, "7", sz_long, "old", 2, 0);
1365: genamode (curi->smode, "srcreg", sz_long, "src", 1, 0);
1366: genastore ("src", Apdi, "7", sz_long, "old");
1367: genastore ("m68k_areg(regs, 7)", curi->smode, "srcreg", sz_long, "src");
1368: genamode (curi->dmode, "dstreg", curi->size, "offs", 1, 0);
1369: printf ("\tm68k_areg(regs, 7) += offs;\n");
1370: break;
1371: case i_UNLK:
1372: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1373: printf ("\tm68k_areg(regs, 7) = src;\n");
1374: genamode (Aipi, "7", sz_long, "old", 1, 0);
1375: genastore ("old", curi->smode, "srcreg", curi->size, "src");
1376: break;
1377: case i_RTS:
1378: printf ("\tm68k_do_rts();\n");
1379: fill_prefetch_0 ();
1380: m68k_pc_offset = 0;
1.1.1.2 root 1381: insn_n_cycles = 16;
1.1 root 1382: break;
1383: case i_TRAPV:
1384: sync_m68k_pc ();
1385: printf ("\tif (GET_VFLG) { Exception(7,m68k_getpc()); goto %s; }\n", endlabelstr);
1386: need_endlabel = 1;
1387: break;
1388: case i_RTR:
1389: printf ("\tcompiler_flush_jsr_stack();\n");
1390: printf ("\tMakeSR();\n");
1391: genamode (Aipi, "7", sz_word, "sr", 1, 0);
1392: genamode (Aipi, "7", sz_long, "pc", 1, 0);
1393: printf ("\tregs.sr &= 0xFF00; sr &= 0xFF;\n");
1394: printf ("\tregs.sr |= sr; m68k_setpc(pc);\n");
1395: fill_prefetch_0 ();
1396: printf ("\tMakeFromSR();\n");
1397: m68k_pc_offset = 0;
1.1.1.2 root 1398: insn_n_cycles = 20;
1.1 root 1399: break;
1400: case i_JSR:
1401: genamode (curi->smode, "srcreg", curi->size, "src", 0, 0);
1402: printf ("\tm68k_do_jsr(m68k_getpc() + %d, srca);\n", m68k_pc_offset);
1403: fill_prefetch_0 ();
1404: m68k_pc_offset = 0;
1.1.1.2 root 1405: switch(curi->smode)
1406: {
1407: case Aind: insn_n_cycles=16; break;
1408: case Ad16: insn_n_cycles=18; break;
1409: case Ad8r: insn_n_cycles=22; break;
1410: case absw: insn_n_cycles=18; break;
1411: case absl: insn_n_cycles=20; break;
1412: case PC16: insn_n_cycles=18; break;
1413: case PC8r: insn_n_cycles=22; break;
1414: }
1.1 root 1415: break;
1416: case i_JMP:
1417: genamode (curi->smode, "srcreg", curi->size, "src", 0, 0);
1418: printf ("\tm68k_setpc(srca);\n");
1419: fill_prefetch_0 ();
1420: m68k_pc_offset = 0;
1.1.1.2 root 1421: switch(curi->smode)
1422: {
1423: case Aind: insn_n_cycles=8; break;
1424: case Ad16: insn_n_cycles=10; break;
1425: case Ad8r: insn_n_cycles=14; break;
1426: case absw: insn_n_cycles=10; break;
1427: case absl: insn_n_cycles=12; break;
1428: case PC16: insn_n_cycles=10; break;
1429: case PC8r: insn_n_cycles=14; break;
1430: }
1.1 root 1431: break;
1432: case i_BSR:
1433: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1434: printf ("\tuae_s32 s = (uae_s32)src + 2;\n");
1435: if (using_exception_3) {
1436: printf ("\tif (src & 1) {\n");
1437: printf ("\tlast_addr_for_exception_3 = m68k_getpc() + 2;\n");
1438: printf ("\t\tlast_fault_for_exception_3 = m68k_getpc() + s;\n");
1439: printf ("\t\tlast_op_for_exception_3 = opcode; Exception(3,0); goto %s;\n", endlabelstr);
1440: printf ("\t}\n");
1441: need_endlabel = 1;
1442: }
1443: printf ("\tm68k_do_bsr(m68k_getpc() + %d, s);\n", m68k_pc_offset);
1444: fill_prefetch_0 ();
1445: m68k_pc_offset = 0;
1.1.1.2 root 1446: insn_n_cycles = 18;
1.1 root 1447: break;
1448: case i_Bcc:
1449: if (curi->size == sz_long) {
1450: if (cpu_level < 2) {
1451: printf ("\tm68k_incpc(2);\n");
1452: printf ("\tif (!cctrue(%d)) goto %s;\n", curi->cc, endlabelstr);
1453: printf ("\t\tlast_addr_for_exception_3 = m68k_getpc() + 2;\n");
1454: printf ("\t\tlast_fault_for_exception_3 = m68k_getpc() + 1;\n");
1455: printf ("\t\tlast_op_for_exception_3 = opcode; Exception(3,0); goto %s;\n", endlabelstr);
1456: need_endlabel = 1;
1457: } else {
1458: if (next_cpu_level < 1)
1459: next_cpu_level = 1;
1460: }
1461: }
1462: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1463: printf ("\tif (!cctrue(%d)) goto didnt_jump;\n", curi->cc);
1464: if (using_exception_3) {
1465: printf ("\tif (src & 1) {\n");
1466: printf ("\t\tlast_addr_for_exception_3 = m68k_getpc() + 2;\n");
1467: printf ("\t\tlast_fault_for_exception_3 = m68k_getpc() + 2 + (uae_s32)src;\n");
1468: printf ("\t\tlast_op_for_exception_3 = opcode; Exception(3,0); goto %s;\n", endlabelstr);
1469: printf ("\t}\n");
1470: need_endlabel = 1;
1471: }
1472: #ifdef USE_COMPILER
1473: printf ("\tm68k_setpc_bcc(m68k_getpc() + 2 + (uae_s32)src);\n");
1474: #else
1475: printf ("\tm68k_incpc ((uae_s32)src + 2);\n");
1476: #endif
1477: fill_prefetch_0 ();
1.1.1.2 root 1478: printf ("\treturn 10;\n");
1.1 root 1479: printf ("didnt_jump:;\n");
1480: need_endlabel = 1;
1.1.1.2 root 1481: insn_n_cycles = (curi->size == sz_byte) ? 8 : 12;
1.1 root 1482: break;
1483: case i_LEA:
1484: genamode (curi->smode, "srcreg", curi->size, "src", 0, 0);
1485: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
1486: genastore ("srca", curi->dmode, "dstreg", curi->size, "dst");
1.1.1.2 root 1487: if(curi->smode==Ad8r || curi->smode==PC8r)
1488: insn_n_cycles += 2;
1.1 root 1489: break;
1490: case i_PEA:
1491: genamode (curi->smode, "srcreg", curi->size, "src", 0, 0);
1492: genamode (Apdi, "7", sz_long, "dst", 2, 0);
1493: genastore ("srca", Apdi, "7", sz_long, "dst");
1.1.1.2 root 1494: switch(curi->smode)
1495: {
1496: case Aind: insn_n_cycles=12; break;
1497: case Ad16: insn_n_cycles=16; break;
1498: case Ad8r: insn_n_cycles=20; break;
1499: case absw: insn_n_cycles=16; break;
1500: case absl: insn_n_cycles=20; break;
1501: case PC16: insn_n_cycles=16; break;
1502: case PC8r: insn_n_cycles=20; break;
1503: }
1.1 root 1504: break;
1505: case i_DBcc:
1506: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1507: genamode (curi->dmode, "dstreg", curi->size, "offs", 1, 0);
1508:
1.1.1.2 root 1509: printf ("\tif (!cctrue(%d)) {\n\t", curi->cc);
1.1 root 1510: genastore ("(src-1)", curi->smode, "srcreg", curi->size, "src");
1511:
1512: printf ("\t\tif (src) {\n");
1513: if (using_exception_3) {
1514: printf ("\t\t\tif (offs & 1) {\n");
1515: printf ("\t\t\tlast_addr_for_exception_3 = m68k_getpc() + 2;\n");
1516: printf ("\t\t\tlast_fault_for_exception_3 = m68k_getpc() + 2 + (uae_s32)offs + 2;\n");
1517: printf ("\t\t\tlast_op_for_exception_3 = opcode; Exception(3,0); goto %s;\n", endlabelstr);
1518: printf ("\t\t}\n");
1519: need_endlabel = 1;
1520: }
1521: #ifdef USE_COMPILER
1522: printf ("\t\t\tm68k_setpc_bcc(m68k_getpc() + (uae_s32)offs + 2);\n");
1523: #else
1524: printf ("\t\t\tm68k_incpc((uae_s32)offs + 2);\n");
1525: #endif
1526: fill_prefetch_0 ();
1.1.1.2 root 1527: printf ("\t\t\treturn 10;\n");
1528: printf ("\t\t} else {\n\t\t\t");
1529: {
1530: int tmp_offset = m68k_pc_offset;
1531: sync_m68k_pc(); /* not so nice to call it here... */
1532: m68k_pc_offset = tmp_offset;
1533: }
1534: printf ("\t\t\treturn 14;\n");
1535: printf ("\t\t}\n");
1.1 root 1536: printf ("\t}\n");
1537: insn_n_cycles = 12;
1538: need_endlabel = 1;
1539: break;
1540: case i_Scc:
1541: genamode (curi->smode, "srcreg", curi->size, "src", 2, 0);
1542: start_brace ();
1543: printf ("\tint val = cctrue(%d) ? 0xff : 0;\n", curi->cc);
1544: genastore ("val", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 1545: if(curi->smode!=Dreg) insn_n_cycles += 4;
1.1 root 1546: break;
1547: case i_DIVU:
1548: printf ("\tuaecptr oldpc = m68k_getpc();\n");
1549: genamode (curi->smode, "srcreg", sz_word, "src", 1, 0);
1550: genamode (curi->dmode, "dstreg", sz_long, "dst", 1, 0);
1551: sync_m68k_pc ();
1552: /* Clear V flag when dividing by zero - Alcatraz Odyssey demo depends
1553: * on this (actually, it's doing a DIVS). */
1554: printf ("\tif (src == 0) { SET_VFLG (0); Exception (5, oldpc); goto %s; } else {\n", endlabelstr);
1555: printf ("\tuae_u32 newv = (uae_u32)dst / (uae_u32)(uae_u16)src;\n");
1556: printf ("\tuae_u32 rem = (uae_u32)dst %% (uae_u32)(uae_u16)src;\n");
1557: /* The N flag appears to be set each time there is an overflow.
1558: * Weird. */
1559: printf ("\tif (newv > 0xffff) { SET_VFLG (1); SET_NFLG (1); SET_CFLG (0); } else\n\t{\n");
1560: genflags (flag_logical, sz_word, "newv", "", "");
1561: printf ("\tnewv = (newv & 0xffff) | ((uae_u32)rem << 16);\n");
1562: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1563: printf ("\t}\n");
1564: printf ("\t}\n");
1565: insn_n_cycles += 136;
1566: need_endlabel = 1;
1567: break;
1568: case i_DIVS:
1569: printf ("\tuaecptr oldpc = m68k_getpc();\n");
1570: genamode (curi->smode, "srcreg", sz_word, "src", 1, 0);
1571: genamode (curi->dmode, "dstreg", sz_long, "dst", 1, 0);
1572: sync_m68k_pc ();
1573: printf ("\tif (src == 0) { SET_VFLG (0); Exception(5,oldpc); goto %s; } else {\n", endlabelstr);
1574: printf ("\tuae_s32 newv = (uae_s32)dst / (uae_s32)(uae_s16)src;\n");
1575: printf ("\tuae_u16 rem = (uae_s32)dst %% (uae_s32)(uae_s16)src;\n");
1576: printf ("\tif ((newv & 0xffff8000) != 0 && (newv & 0xffff8000) != 0xffff8000) { SET_VFLG (1); SET_NFLG (1); SET_CFLG (0); } else\n\t{\n");
1577: printf ("\tif (((uae_s16)rem < 0) != ((uae_s32)dst < 0)) rem = -rem;\n");
1578: genflags (flag_logical, sz_word, "newv", "", "");
1579: printf ("\tnewv = (newv & 0xffff) | ((uae_u32)rem << 16);\n");
1580: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1581: printf ("\t}\n");
1582: printf ("\t}\n");
1583: insn_n_cycles += 154;
1584: need_endlabel = 1;
1585: break;
1586: case i_MULU:
1587: genamode (curi->smode, "srcreg", sz_word, "src", 1, 0);
1588: genamode (curi->dmode, "dstreg", sz_word, "dst", 1, 0);
1589: start_brace ();
1590: printf ("\tuae_u32 newv = (uae_u32)(uae_u16)dst * (uae_u32)(uae_u16)src;\n");
1591: genflags (flag_logical, sz_long, "newv", "", "");
1592: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1593: insn_n_cycles += 66;
1594: break;
1595: case i_MULS:
1596: genamode (curi->smode, "srcreg", sz_word, "src", 1, 0);
1597: genamode (curi->dmode, "dstreg", sz_word, "dst", 1, 0);
1598: start_brace ();
1599: printf ("\tuae_u32 newv = (uae_s32)(uae_s16)dst * (uae_s32)(uae_s16)src;\n");
1600: genflags (flag_logical, sz_long, "newv", "", "");
1601: genastore ("newv", curi->dmode, "dstreg", sz_long, "dst");
1602: insn_n_cycles += 66;
1603: break;
1604: case i_CHK:
1605: printf ("\tuaecptr oldpc = m68k_getpc();\n");
1606: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
1607: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
1608: printf ("\tif ((uae_s32)dst < 0) { SET_NFLG (1); Exception(6,oldpc); goto %s; }\n", endlabelstr);
1609: printf ("\telse if (dst > src) { SET_NFLG (0); Exception(6,oldpc); goto %s; }\n", endlabelstr);
1610: need_endlabel = 1;
1.1.1.2 root 1611: insn_n_cycles += 6;
1.1 root 1612: break;
1613:
1614: case i_CHK2:
1615: printf ("\tuaecptr oldpc = m68k_getpc();\n");
1616: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
1617: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
1618: printf ("\t{uae_s32 upper,lower,reg = regs.regs[(extra >> 12) & 15];\n");
1619: switch (curi->size) {
1620: case sz_byte:
1621: printf ("\tlower=(uae_s32)(uae_s8)get_byte(dsta); upper = (uae_s32)(uae_s8)get_byte(dsta+1);\n");
1622: printf ("\tif ((extra & 0x8000) == 0) reg = (uae_s32)(uae_s8)reg;\n");
1623: break;
1624: case sz_word:
1625: printf ("\tlower=(uae_s32)(uae_s16)get_word(dsta); upper = (uae_s32)(uae_s16)get_word(dsta+2);\n");
1626: printf ("\tif ((extra & 0x8000) == 0) reg = (uae_s32)(uae_s16)reg;\n");
1627: break;
1628: case sz_long:
1629: printf ("\tlower=get_long(dsta); upper = get_long(dsta+4);\n");
1630: break;
1631: default:
1632: abort ();
1633: }
1634: printf ("\tSET_ZFLG (upper == reg || lower == reg);\n");
1635: printf ("\tSET_CFLG (lower <= upper ? reg < lower || reg > upper : reg > upper || reg < lower);\n");
1636: printf ("\tif ((extra & 0x800) && GET_CFLG) { Exception(6,oldpc); goto %s; }\n}\n", endlabelstr);
1637: need_endlabel = 1;
1638: break;
1639:
1640: case i_ASR:
1641: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1642: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1643: start_brace ();
1644: switch (curi->size) {
1645: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1646: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1647: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1648: default: abort ();
1649: }
1650: printf ("\tuae_u32 sign = (%s & val) >> %d;\n", cmask (curi->size), bit_size (curi->size) - 1);
1651: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1652: printf ("\tretcycles = cnt;\n");
1.1 root 1653: printf ("\tCLEAR_CZNV;\n");
1654: printf ("\tif (cnt >= %d) {\n", bit_size (curi->size));
1655: printf ("\t\tval = %s & (uae_u32)-sign;\n", bit_mask (curi->size));
1656: printf ("\t\tSET_CFLG (sign);\n");
1657: duplicate_carry ();
1658: if (source_is_imm1_8 (curi))
1659: printf ("\t} else {\n");
1660: else
1661: printf ("\t} else if (cnt > 0) {\n");
1662: printf ("\t\tval >>= cnt - 1;\n");
1663: printf ("\t\tSET_CFLG (val & 1);\n");
1664: duplicate_carry ();
1665: printf ("\t\tval >>= 1;\n");
1666: printf ("\t\tval |= (%s << (%d - cnt)) & (uae_u32)-sign;\n",
1667: bit_mask (curi->size),
1668: bit_size (curi->size));
1669: printf ("\t\tval &= %s;\n", bit_mask (curi->size));
1670: printf ("\t}\n");
1671: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1672: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1673: if(curi->size==sz_long)
1674: strcpy(exactCpuCycles," return (8+retcycles*2);");
1675: else
1676: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1677: break;
1678: case i_ASL:
1679: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1680: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1681: start_brace ();
1682: switch (curi->size) {
1683: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1684: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1685: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1686: default: abort ();
1687: }
1688: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1689: printf ("\tretcycles = cnt;\n");
1.1 root 1690: printf ("\tCLEAR_CZNV;\n");
1691: printf ("\tif (cnt >= %d) {\n", bit_size (curi->size));
1692: printf ("\t\tSET_VFLG (val != 0);\n");
1693: printf ("\t\tSET_CFLG (cnt == %d ? val & 1 : 0);\n",
1694: bit_size (curi->size));
1695: duplicate_carry ();
1696: printf ("\t\tval = 0;\n");
1697: if (source_is_imm1_8 (curi))
1698: printf ("\t} else {\n");
1699: else
1700: printf ("\t} else if (cnt > 0) {\n");
1701: printf ("\t\tuae_u32 mask = (%s << (%d - cnt)) & %s;\n",
1702: bit_mask (curi->size),
1703: bit_size (curi->size) - 1,
1704: bit_mask (curi->size));
1705: printf ("\t\tSET_VFLG ((val & mask) != mask && (val & mask) != 0);\n");
1706: printf ("\t\tval <<= cnt - 1;\n");
1707: printf ("\t\tSET_CFLG ((val & %s) >> %d);\n", cmask (curi->size), bit_size (curi->size) - 1);
1708: duplicate_carry ();
1709: printf ("\t\tval <<= 1;\n");
1710: printf ("\t\tval &= %s;\n", bit_mask (curi->size));
1711: printf ("\t}\n");
1712: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1713: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1714: if(curi->size==sz_long)
1715: strcpy(exactCpuCycles," return (8+retcycles*2);");
1716: else
1717: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1718: break;
1719: case i_LSR:
1720: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1721: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1722: start_brace ();
1723: switch (curi->size) {
1724: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1725: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1726: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1727: default: abort ();
1728: }
1729: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1730: printf ("\tretcycles = cnt;\n");
1.1 root 1731: printf ("\tCLEAR_CZNV;\n");
1732: printf ("\tif (cnt >= %d) {\n", bit_size (curi->size));
1733: printf ("\t\tSET_CFLG ((cnt == %d) & (val >> %d));\n",
1734: bit_size (curi->size), bit_size (curi->size) - 1);
1735: duplicate_carry ();
1736: printf ("\t\tval = 0;\n");
1737: if (source_is_imm1_8 (curi))
1738: printf ("\t} else {\n");
1739: else
1740: printf ("\t} else if (cnt > 0) {\n");
1741: printf ("\t\tval >>= cnt - 1;\n");
1742: printf ("\t\tSET_CFLG (val & 1);\n");
1743: duplicate_carry ();
1744: printf ("\t\tval >>= 1;\n");
1745: printf ("\t}\n");
1746: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1747: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1748: if(curi->size==sz_long)
1749: strcpy(exactCpuCycles," return (8+retcycles*2);");
1750: else
1751: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1752: break;
1753: case i_LSL:
1754: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1755: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1756: start_brace ();
1757: switch (curi->size) {
1758: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1759: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1760: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1761: default: abort ();
1762: }
1763: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1764: printf ("\tretcycles = cnt;\n");
1.1 root 1765: printf ("\tCLEAR_CZNV;\n");
1766: printf ("\tif (cnt >= %d) {\n", bit_size (curi->size));
1767: printf ("\t\tSET_CFLG (cnt == %d ? val & 1 : 0);\n",
1768: bit_size (curi->size));
1769: duplicate_carry ();
1770: printf ("\t\tval = 0;\n");
1771: if (source_is_imm1_8 (curi))
1772: printf ("\t} else {\n");
1773: else
1774: printf ("\t} else if (cnt > 0) {\n");
1775: printf ("\t\tval <<= (cnt - 1);\n");
1776: printf ("\t\tSET_CFLG ((val & %s) >> %d);\n", cmask (curi->size), bit_size (curi->size) - 1);
1777: duplicate_carry ();
1778: printf ("\t\tval <<= 1;\n");
1779: printf ("\tval &= %s;\n", bit_mask (curi->size));
1780: printf ("\t}\n");
1781: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1782: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1783: if(curi->size==sz_long)
1784: strcpy(exactCpuCycles," return (8+retcycles*2);");
1785: else
1786: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1787: break;
1788: case i_ROL:
1789: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1790: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1791: start_brace ();
1792: switch (curi->size) {
1793: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1794: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1795: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1796: default: abort ();
1797: }
1798: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1799: printf ("\tretcycles = cnt;\n");
1.1 root 1800: printf ("\tCLEAR_CZNV;\n");
1801: if (source_is_imm1_8 (curi))
1802: printf ("{");
1803: else
1804: printf ("\tif (cnt > 0) {\n");
1805: printf ("\tuae_u32 loval;\n");
1806: printf ("\tcnt &= %d;\n", bit_size (curi->size) - 1);
1807: printf ("\tloval = val >> (%d - cnt);\n", bit_size (curi->size));
1808: printf ("\tval <<= cnt;\n");
1809: printf ("\tval |= loval;\n");
1810: printf ("\tval &= %s;\n", bit_mask (curi->size));
1811: printf ("\tSET_CFLG (val & 1);\n");
1812: printf ("}\n");
1813: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1814: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1815: if(curi->size==sz_long)
1816: strcpy(exactCpuCycles," return (8+retcycles*2);");
1817: else
1818: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1819: break;
1820: case i_ROR:
1821: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1822: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1823: start_brace ();
1824: switch (curi->size) {
1825: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1826: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1827: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1828: default: abort ();
1829: }
1830: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1831: printf ("\tretcycles = cnt;\n");
1.1 root 1832: printf ("\tCLEAR_CZNV;\n");
1833: if (source_is_imm1_8 (curi))
1834: printf ("{");
1835: else
1836: printf ("\tif (cnt > 0) {");
1837: printf ("\tuae_u32 hival;\n");
1838: printf ("\tcnt &= %d;\n", bit_size (curi->size) - 1);
1839: printf ("\thival = val << (%d - cnt);\n", bit_size (curi->size));
1840: printf ("\tval >>= cnt;\n");
1841: printf ("\tval |= hival;\n");
1842: printf ("\tval &= %s;\n", bit_mask (curi->size));
1843: printf ("\tSET_CFLG ((val & %s) >> %d);\n", cmask (curi->size), bit_size (curi->size) - 1);
1844: printf ("\t}\n");
1845: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1846: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1847: if(curi->size==sz_long)
1848: strcpy(exactCpuCycles," return (8+retcycles*2);");
1849: else
1850: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1851: break;
1852: case i_ROXL:
1853: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1854: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1855: start_brace ();
1856: switch (curi->size) {
1857: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1858: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1859: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1860: default: abort ();
1861: }
1862: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1863: printf ("\tretcycles = cnt;\n");
1.1 root 1864: printf ("\tCLEAR_CZNV;\n");
1865: if (source_is_imm1_8 (curi))
1866: printf ("{");
1867: else {
1868: force_range_for_rox ("cnt", curi->size);
1869: printf ("\tif (cnt > 0) {\n");
1870: }
1871: printf ("\tcnt--;\n");
1872: printf ("\t{\n\tuae_u32 carry;\n");
1873: printf ("\tuae_u32 loval = val >> (%d - cnt);\n", bit_size (curi->size) - 1);
1874: printf ("\tcarry = loval & 1;\n");
1875: printf ("\tval = (((val << 1) | GET_XFLG) << cnt) | (loval >> 1);\n");
1876: printf ("\tSET_XFLG (carry);\n");
1877: printf ("\tval &= %s;\n", bit_mask (curi->size));
1878: printf ("\t} }\n");
1879: printf ("\tSET_CFLG (GET_XFLG);\n");
1880: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1881: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1882: if(curi->size==sz_long)
1883: strcpy(exactCpuCycles," return (8+retcycles*2);");
1884: else
1885: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1886: break;
1887: case i_ROXR:
1888: genamode (curi->smode, "srcreg", curi->size, "cnt", 1, 0);
1889: genamode (curi->dmode, "dstreg", curi->size, "data", 1, 0);
1890: start_brace ();
1891: switch (curi->size) {
1892: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1893: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1894: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1895: default: abort ();
1896: }
1897: printf ("\tcnt &= 63;\n");
1.1.1.2 root 1898: printf ("\tretcycles = cnt;\n");
1.1 root 1899: printf ("\tCLEAR_CZNV;\n");
1900: if (source_is_imm1_8 (curi))
1901: printf ("{");
1902: else {
1903: force_range_for_rox ("cnt", curi->size);
1904: printf ("\tif (cnt > 0) {\n");
1905: }
1906: printf ("\tcnt--;\n");
1907: printf ("\t{\n\tuae_u32 carry;\n");
1908: printf ("\tuae_u32 hival = (val << 1) | GET_XFLG;\n");
1909: printf ("\thival <<= (%d - cnt);\n", bit_size (curi->size) - 1);
1910: printf ("\tval >>= cnt;\n");
1911: printf ("\tcarry = val & 1;\n");
1912: printf ("\tval >>= 1;\n");
1913: printf ("\tval |= hival;\n");
1914: printf ("\tSET_XFLG (carry);\n");
1915: printf ("\tval &= %s;\n", bit_mask (curi->size));
1916: printf ("\t} }\n");
1917: printf ("\tSET_CFLG (GET_XFLG);\n");
1918: genflags (flag_logical_noclobber, curi->size, "val", "", "");
1919: genastore ("val", curi->dmode, "dstreg", curi->size, "data");
1.1.1.2 root 1920: if(curi->size==sz_long)
1921: strcpy(exactCpuCycles," return (8+retcycles*2);");
1922: else
1923: strcpy(exactCpuCycles," return (6+retcycles*2);");
1.1 root 1924: break;
1925: case i_ASRW:
1926: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
1927: start_brace ();
1928: switch (curi->size) {
1929: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1930: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1931: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1932: default: abort ();
1933: }
1934: printf ("\tuae_u32 sign = %s & val;\n", cmask (curi->size));
1935: printf ("\tuae_u32 cflg = val & 1;\n");
1936: printf ("\tval = (val >> 1) | sign;\n");
1937: genflags (flag_logical, curi->size, "val", "", "");
1938: printf ("\tSET_CFLG (cflg);\n");
1939: duplicate_carry ();
1940: genastore ("val", curi->smode, "srcreg", curi->size, "data");
1941: break;
1942: case i_ASLW:
1943: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
1944: start_brace ();
1945: switch (curi->size) {
1946: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1947: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1948: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1949: default: abort ();
1950: }
1951: printf ("\tuae_u32 sign = %s & val;\n", cmask (curi->size));
1952: printf ("\tuae_u32 sign2;\n");
1953: printf ("\tval <<= 1;\n");
1954: genflags (flag_logical, curi->size, "val", "", "");
1955: printf ("\tsign2 = %s & val;\n", cmask (curi->size));
1956: printf ("\tSET_CFLG (sign != 0);\n");
1957: duplicate_carry ();
1958:
1959: printf ("\tSET_VFLG (GET_VFLG | (sign2 != sign));\n");
1960: genastore ("val", curi->smode, "srcreg", curi->size, "data");
1961: break;
1962: case i_LSRW:
1963: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
1964: start_brace ();
1965: switch (curi->size) {
1966: case sz_byte: printf ("\tuae_u32 val = (uae_u8)data;\n"); break;
1967: case sz_word: printf ("\tuae_u32 val = (uae_u16)data;\n"); break;
1968: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1969: default: abort ();
1970: }
1971: printf ("\tuae_u32 carry = val & 1;\n");
1972: printf ("\tval >>= 1;\n");
1973: genflags (flag_logical, curi->size, "val", "", "");
1974: printf ("SET_CFLG (carry);\n");
1975: duplicate_carry ();
1976: genastore ("val", curi->smode, "srcreg", curi->size, "data");
1977: break;
1978: case i_LSLW:
1979: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
1980: start_brace ();
1981: switch (curi->size) {
1982: case sz_byte: printf ("\tuae_u8 val = data;\n"); break;
1983: case sz_word: printf ("\tuae_u16 val = data;\n"); break;
1984: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
1985: default: abort ();
1986: }
1987: printf ("\tuae_u32 carry = val & %s;\n", cmask (curi->size));
1988: printf ("\tval <<= 1;\n");
1989: genflags (flag_logical, curi->size, "val", "", "");
1990: printf ("SET_CFLG (carry >> %d);\n", bit_size (curi->size) - 1);
1991: duplicate_carry ();
1992: genastore ("val", curi->smode, "srcreg", curi->size, "data");
1993: break;
1994: case i_ROLW:
1995: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
1996: start_brace ();
1997: switch (curi->size) {
1998: case sz_byte: printf ("\tuae_u8 val = data;\n"); break;
1999: case sz_word: printf ("\tuae_u16 val = data;\n"); break;
2000: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
2001: default: abort ();
2002: }
2003: printf ("\tuae_u32 carry = val & %s;\n", cmask (curi->size));
2004: printf ("\tval <<= 1;\n");
2005: printf ("\tif (carry) val |= 1;\n");
2006: genflags (flag_logical, curi->size, "val", "", "");
2007: printf ("SET_CFLG (carry >> %d);\n", bit_size (curi->size) - 1);
2008: genastore ("val", curi->smode, "srcreg", curi->size, "data");
2009: break;
2010: case i_RORW:
2011: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
2012: start_brace ();
2013: switch (curi->size) {
2014: case sz_byte: printf ("\tuae_u8 val = data;\n"); break;
2015: case sz_word: printf ("\tuae_u16 val = data;\n"); break;
2016: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
2017: default: abort ();
2018: }
2019: printf ("\tuae_u32 carry = val & 1;\n");
2020: printf ("\tval >>= 1;\n");
2021: printf ("\tif (carry) val |= %s;\n", cmask (curi->size));
2022: genflags (flag_logical, curi->size, "val", "", "");
2023: printf ("SET_CFLG (carry);\n");
2024: genastore ("val", curi->smode, "srcreg", curi->size, "data");
2025: break;
2026: case i_ROXLW:
2027: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
2028: start_brace ();
2029: switch (curi->size) {
2030: case sz_byte: printf ("\tuae_u8 val = data;\n"); break;
2031: case sz_word: printf ("\tuae_u16 val = data;\n"); break;
2032: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
2033: default: abort ();
2034: }
2035: printf ("\tuae_u32 carry = val & %s;\n", cmask (curi->size));
2036: printf ("\tval <<= 1;\n");
2037: printf ("\tif (GET_XFLG) val |= 1;\n");
2038: genflags (flag_logical, curi->size, "val", "", "");
2039: printf ("SET_CFLG (carry >> %d);\n", bit_size (curi->size) - 1);
2040: duplicate_carry ();
2041: genastore ("val", curi->smode, "srcreg", curi->size, "data");
2042: break;
2043: case i_ROXRW:
2044: genamode (curi->smode, "srcreg", curi->size, "data", 1, 0);
2045: start_brace ();
2046: switch (curi->size) {
2047: case sz_byte: printf ("\tuae_u8 val = data;\n"); break;
2048: case sz_word: printf ("\tuae_u16 val = data;\n"); break;
2049: case sz_long: printf ("\tuae_u32 val = data;\n"); break;
2050: default: abort ();
2051: }
2052: printf ("\tuae_u32 carry = val & 1;\n");
2053: printf ("\tval >>= 1;\n");
2054: printf ("\tif (GET_XFLG) val |= %s;\n", cmask (curi->size));
2055: genflags (flag_logical, curi->size, "val", "", "");
2056: printf ("SET_CFLG (carry);\n");
2057: duplicate_carry ();
2058: genastore ("val", curi->smode, "srcreg", curi->size, "data");
2059: break;
2060: case i_MOVEC2:
2061: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
2062: start_brace ();
2063: printf ("\tint regno = (src >> 12) & 15;\n");
2064: printf ("\tuae_u32 *regp = regs.regs + regno;\n");
2065: printf ("\tif (! m68k_movec2(src & 0xFFF, regp)) goto %s;\n", endlabelstr);
2066: break;
2067: case i_MOVE2C:
2068: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
2069: start_brace ();
2070: printf ("\tint regno = (src >> 12) & 15;\n");
2071: printf ("\tuae_u32 *regp = regs.regs + regno;\n");
2072: printf ("\tif (! m68k_move2c(src & 0xFFF, regp)) goto %s;\n", endlabelstr);
2073: break;
2074: case i_CAS:
2075: {
2076: int old_brace_level;
2077: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
2078: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
2079: start_brace ();
2080: printf ("\tint ru = (src >> 6) & 7;\n");
2081: printf ("\tint rc = src & 7;\n");
2082: genflags (flag_cmp, curi->size, "newv", "m68k_dreg(regs, rc)", "dst");
2083: printf ("\tif (GET_ZFLG)");
2084: old_brace_level = n_braces;
2085: start_brace ();
2086: genastore ("(m68k_dreg(regs, ru))", curi->dmode, "dstreg", curi->size, "dst");
2087: pop_braces (old_brace_level);
2088: printf ("else");
2089: start_brace ();
2090: printf ("m68k_dreg(regs, rc) = dst;\n");
2091: pop_braces (old_brace_level);
2092: }
2093: break;
2094: case i_CAS2:
2095: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2096: printf ("\tuae_u32 rn1 = regs.regs[(extra >> 28) & 15];\n");
2097: printf ("\tuae_u32 rn2 = regs.regs[(extra >> 12) & 15];\n");
2098: if (curi->size == sz_word) {
2099: int old_brace_level = n_braces;
2100: printf ("\tuae_u16 dst1 = get_word(rn1), dst2 = get_word(rn2);\n");
2101: genflags (flag_cmp, curi->size, "newv", "m68k_dreg(regs, (extra >> 16) & 7)", "dst1");
2102: printf ("\tif (GET_ZFLG) {\n");
2103: genflags (flag_cmp, curi->size, "newv", "m68k_dreg(regs, extra & 7)", "dst2");
2104: printf ("\tif (GET_ZFLG) {\n");
2105: printf ("\tput_word(rn1, m68k_dreg(regs, (extra >> 22) & 7));\n");
2106: printf ("\tput_word(rn1, m68k_dreg(regs, (extra >> 6) & 7));\n");
2107: printf ("\t}}\n");
2108: pop_braces (old_brace_level);
2109: printf ("\tif (! GET_ZFLG) {\n");
2110: printf ("\tm68k_dreg(regs, (extra >> 22) & 7) = (m68k_dreg(regs, (extra >> 22) & 7) & ~0xffff) | (dst1 & 0xffff);\n");
2111: printf ("\tm68k_dreg(regs, (extra >> 6) & 7) = (m68k_dreg(regs, (extra >> 6) & 7) & ~0xffff) | (dst2 & 0xffff);\n");
2112: printf ("\t}\n");
2113: } else {
2114: int old_brace_level = n_braces;
2115: printf ("\tuae_u32 dst1 = get_long(rn1), dst2 = get_long(rn2);\n");
2116: genflags (flag_cmp, curi->size, "newv", "m68k_dreg(regs, (extra >> 16) & 7)", "dst1");
2117: printf ("\tif (GET_ZFLG) {\n");
2118: genflags (flag_cmp, curi->size, "newv", "m68k_dreg(regs, extra & 7)", "dst2");
2119: printf ("\tif (GET_ZFLG) {\n");
2120: printf ("\tput_long(rn1, m68k_dreg(regs, (extra >> 22) & 7));\n");
2121: printf ("\tput_long(rn1, m68k_dreg(regs, (extra >> 6) & 7));\n");
2122: printf ("\t}}\n");
2123: pop_braces (old_brace_level);
2124: printf ("\tif (! GET_ZFLG) {\n");
2125: printf ("\tm68k_dreg(regs, (extra >> 22) & 7) = dst1;\n");
2126: printf ("\tm68k_dreg(regs, (extra >> 6) & 7) = dst2;\n");
2127: printf ("\t}\n");
2128: }
2129: break;
2130: case i_MOVES: /* ignore DFC and SFC because we have no MMU */
2131: {
2132: int old_brace_level;
2133: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2134: printf ("\tif (extra & 0x800)\n");
2135: old_brace_level = n_braces;
2136: start_brace ();
2137: printf ("\tuae_u32 src = regs.regs[(extra >> 12) & 15];\n");
2138: genamode (curi->dmode, "dstreg", curi->size, "dst", 2, 0);
2139: genastore ("src", curi->dmode, "dstreg", curi->size, "dst");
2140: pop_braces (old_brace_level);
2141: printf ("else");
2142: start_brace ();
2143: genamode (curi->dmode, "dstreg", curi->size, "src", 1, 0);
2144: printf ("\tif (extra & 0x8000) {\n");
2145: switch (curi->size) {
2146: case sz_byte: printf ("\tm68k_areg(regs, (extra >> 12) & 7) = (uae_s32)(uae_s8)src;\n"); break;
2147: case sz_word: printf ("\tm68k_areg(regs, (extra >> 12) & 7) = (uae_s32)(uae_s16)src;\n"); break;
2148: case sz_long: printf ("\tm68k_areg(regs, (extra >> 12) & 7) = src;\n"); break;
2149: default: abort ();
2150: }
2151: printf ("\t} else {\n");
2152: genastore ("src", Dreg, "(extra >> 12) & 7", curi->size, "");
2153: printf ("\t}\n");
2154: pop_braces (old_brace_level);
2155: }
2156: break;
2157: case i_BKPT: /* only needed for hardware emulators */
2158: sync_m68k_pc ();
2159: printf ("\top_illg(opcode);\n");
2160: break;
2161: case i_CALLM: /* not present in 68030 */
2162: sync_m68k_pc ();
2163: printf ("\top_illg(opcode);\n");
2164: break;
2165: case i_RTM: /* not present in 68030 */
2166: sync_m68k_pc ();
2167: printf ("\top_illg(opcode);\n");
2168: break;
2169: case i_TRAPcc:
2170: if (curi->smode != am_unknown && curi->smode != am_illg)
2171: genamode (curi->smode, "srcreg", curi->size, "dummy", 1, 0);
2172: printf ("\tif (cctrue(%d)) { Exception(7,m68k_getpc()); goto %s; }\n", curi->cc, endlabelstr);
2173: need_endlabel = 1;
2174: break;
2175: case i_DIVL:
2176: sync_m68k_pc ();
2177: start_brace ();
2178: printf ("\tuaecptr oldpc = m68k_getpc();\n");
2179: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2180: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
2181: sync_m68k_pc ();
2182: printf ("\tm68k_divl(opcode, dst, extra, oldpc);\n");
2183: break;
2184: case i_MULL:
2185: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2186: genamode (curi->dmode, "dstreg", curi->size, "dst", 1, 0);
2187: sync_m68k_pc ();
2188: printf ("\tm68k_mull(opcode, dst, extra);\n");
2189: break;
2190: case i_BFTST:
2191: case i_BFEXTU:
2192: case i_BFCHG:
2193: case i_BFEXTS:
2194: case i_BFCLR:
2195: case i_BFFFO:
2196: case i_BFSET:
2197: case i_BFINS:
2198: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2199: genamode (curi->dmode, "dstreg", sz_long, "dst", 2, 0);
2200: start_brace ();
2201: printf ("\tuae_s32 offset = extra & 0x800 ? m68k_dreg(regs, (extra >> 6) & 7) : (extra >> 6) & 0x1f;\n");
2202: printf ("\tint width = (((extra & 0x20 ? m68k_dreg(regs, extra & 7) : extra) -1) & 0x1f) +1;\n");
2203: if (curi->dmode == Dreg) {
2204: printf ("\tuae_u32 tmp = m68k_dreg(regs, dstreg) << (offset & 0x1f);\n");
2205: } else {
2206: printf ("\tuae_u32 tmp,bf0,bf1;\n");
2207: printf ("\tdsta += (offset >> 3) | (offset & 0x80000000 ? ~0x1fffffff : 0);\n");
2208: printf ("\tbf0 = get_long(dsta);bf1 = get_byte(dsta+4) & 0xff;\n");
2209: printf ("\ttmp = (bf0 << (offset & 7)) | (bf1 >> (8 - (offset & 7)));\n");
2210: }
2211: printf ("\ttmp >>= (32 - width);\n");
2212: printf ("\tSET_NFLG (tmp & (1 << (width-1)) ? 1 : 0);\n");
2213: printf ("\tSET_ZFLG (tmp == 0); SET_VFLG (0); SET_CFLG (0);\n");
2214: switch (curi->mnemo) {
2215: case i_BFTST:
2216: break;
2217: case i_BFEXTU:
2218: printf ("\tm68k_dreg(regs, (extra >> 12) & 7) = tmp;\n");
2219: break;
2220: case i_BFCHG:
2221: printf ("\ttmp = ~tmp;\n");
2222: break;
2223: case i_BFEXTS:
2224: printf ("\tif (GET_NFLG) tmp |= width == 32 ? 0 : (-1 << width);\n");
2225: printf ("\tm68k_dreg(regs, (extra >> 12) & 7) = tmp;\n");
2226: break;
2227: case i_BFCLR:
2228: printf ("\ttmp = 0;\n");
2229: break;
2230: case i_BFFFO:
2231: printf ("\t{ uae_u32 mask = 1 << (width-1);\n");
2232: printf ("\twhile (mask) { if (tmp & mask) break; mask >>= 1; offset++; }}\n");
2233: printf ("\tm68k_dreg(regs, (extra >> 12) & 7) = offset;\n");
2234: break;
2235: case i_BFSET:
2236: printf ("\ttmp = 0xffffffff;\n");
2237: break;
2238: case i_BFINS:
2239: printf ("\ttmp = m68k_dreg(regs, (extra >> 12) & 7);\n");
1.1.1.4 ! root 2240: printf ("\tSET_NFLG (tmp & (1 << (width - 1)) ? 1 : 0);\n");
! 2241: printf ("\tSET_ZFLG (tmp == 0);\n");
1.1 root 2242: break;
2243: default:
2244: break;
2245: }
2246: if (curi->mnemo == i_BFCHG
2247: || curi->mnemo == i_BFCLR
2248: || curi->mnemo == i_BFSET
2249: || curi->mnemo == i_BFINS)
2250: {
2251: printf ("\ttmp <<= (32 - width);\n");
2252: if (curi->dmode == Dreg) {
2253: printf ("\tm68k_dreg(regs, dstreg) = (m68k_dreg(regs, dstreg) & ((offset & 0x1f) == 0 ? 0 :\n");
2254: printf ("\t\t(0xffffffff << (32 - (offset & 0x1f))))) |\n");
2255: printf ("\t\t(tmp >> (offset & 0x1f)) |\n");
2256: printf ("\t\t(((offset & 0x1f) + width) >= 32 ? 0 :\n");
2257: printf (" (m68k_dreg(regs, dstreg) & ((uae_u32)0xffffffff >> ((offset & 0x1f) + width))));\n");
2258: } else {
2259: printf ("\tbf0 = (bf0 & (0xff000000 << (8 - (offset & 7)))) |\n");
2260: printf ("\t\t(tmp >> (offset & 7)) |\n");
2261: printf ("\t\t(((offset & 7) + width) >= 32 ? 0 :\n");
2262: printf ("\t\t (bf0 & ((uae_u32)0xffffffff >> ((offset & 7) + width))));\n");
2263: printf ("\tput_long(dsta,bf0 );\n");
2264: printf ("\tif (((offset & 7) + width) > 32) {\n");
2265: printf ("\t\tbf1 = (bf1 & (0xff >> (width - 32 + (offset & 7)))) |\n");
2266: printf ("\t\t\t(tmp << (8 - (offset & 7)));\n");
2267: printf ("\t\tput_byte(dsta+4,bf1);\n");
2268: printf ("\t}\n");
2269: }
2270: }
2271: break;
2272: case i_PACK:
2273: if (curi->smode == Dreg) {
2274: printf ("\tuae_u16 val = m68k_dreg(regs, srcreg) + %s;\n", gen_nextiword ());
2275: printf ("\tm68k_dreg(regs, dstreg) = (m68k_dreg(regs, dstreg) & 0xffffff00) | ((val >> 4) & 0xf0) | (val & 0xf);\n");
2276: } else {
2277: printf ("\tuae_u16 val;\n");
2278: printf ("\tm68k_areg(regs, srcreg) -= areg_byteinc[srcreg];\n");
2279: printf ("\tval = (uae_u16)get_byte(m68k_areg(regs, srcreg));\n");
2280: printf ("\tm68k_areg(regs, srcreg) -= areg_byteinc[srcreg];\n");
2281: printf ("\tval = (val | ((uae_u16)get_byte(m68k_areg(regs, srcreg)) << 8)) + %s;\n", gen_nextiword ());
2282: printf ("\tm68k_areg(regs, dstreg) -= areg_byteinc[dstreg];\n");
2283: printf ("\tput_byte(m68k_areg(regs, dstreg),((val >> 4) & 0xf0) | (val & 0xf));\n");
2284: }
2285: break;
2286: case i_UNPK:
2287: if (curi->smode == Dreg) {
2288: printf ("\tuae_u16 val = m68k_dreg(regs, srcreg);\n");
2289: printf ("\tval = (((val << 4) & 0xf00) | (val & 0xf)) + %s;\n", gen_nextiword ());
2290: printf ("\tm68k_dreg(regs, dstreg) = (m68k_dreg(regs, dstreg) & 0xffff0000) | (val & 0xffff);\n");
2291: } else {
2292: printf ("\tuae_u16 val;\n");
2293: printf ("\tm68k_areg(regs, srcreg) -= areg_byteinc[srcreg];\n");
2294: printf ("\tval = (uae_u16)get_byte(m68k_areg(regs, srcreg));\n");
2295: printf ("\tval = (((val << 4) & 0xf00) | (val & 0xf)) + %s;\n", gen_nextiword ());
2296: printf ("\tm68k_areg(regs, dstreg) -= areg_byteinc[dstreg];\n");
2297: printf ("\tput_byte(m68k_areg(regs, dstreg),val);\n");
2298: printf ("\tm68k_areg(regs, dstreg) -= areg_byteinc[dstreg];\n");
2299: printf ("\tput_byte(m68k_areg(regs, dstreg),val >> 8);\n");
2300: }
2301: break;
2302: case i_TAS:
2303: genamode (curi->smode, "srcreg", curi->size, "src", 1, 0);
2304: genflags (flag_logical, curi->size, "src", "", "");
2305: printf ("\tsrc |= 0x80;\n");
2306: genastore ("src", curi->smode, "srcreg", curi->size, "src");
1.1.1.2 root 2307: if( curi->smode!=Dreg ) insn_n_cycles += 2;
1.1 root 2308: break;
2309: case i_FPP:
2310: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2311: sync_m68k_pc ();
2312: printf ("\tfpp_opp(opcode,extra);\n");
2313: break;
2314: case i_FDBcc:
2315: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2316: sync_m68k_pc ();
2317: printf ("\tfdbcc_opp(opcode,extra);\n");
2318: break;
2319: case i_FScc:
2320: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2321: sync_m68k_pc ();
2322: printf ("\tfscc_opp(opcode,extra);\n");
2323: break;
2324: case i_FTRAPcc:
2325: sync_m68k_pc ();
2326: start_brace ();
2327: printf ("\tuaecptr oldpc = m68k_getpc();\n");
2328: if (curi->smode != am_unknown && curi->smode != am_illg)
2329: genamode (curi->smode, "srcreg", curi->size, "dummy", 1, 0);
2330: sync_m68k_pc ();
2331: printf ("\tftrapcc_opp(opcode,oldpc);\n");
2332: break;
2333: case i_FBcc:
2334: sync_m68k_pc ();
2335: start_brace ();
2336: printf ("\tuaecptr pc = m68k_getpc();\n");
2337: genamode (curi->dmode, "srcreg", curi->size, "extra", 1, 0);
2338: sync_m68k_pc ();
2339: printf ("\tfbcc_opp(opcode,pc,extra);\n");
2340: break;
2341: case i_FSAVE:
2342: sync_m68k_pc ();
2343: printf ("\tfsave_opp(opcode);\n");
2344: break;
2345: case i_FRESTORE:
2346: sync_m68k_pc ();
2347: printf ("\tfrestore_opp(opcode);\n");
2348: break;
2349:
2350: case i_CINVL:
2351: case i_CINVP:
2352: case i_CINVA:
2353: case i_CPUSHL:
2354: case i_CPUSHP:
2355: case i_CPUSHA:
2356: break;
2357: case i_MOVE16:
1.1.1.4 ! root 2358: if ((opcode & 0xfff8) == 0xf620) {
! 2359: /* MOVE16 (Ax)+,(Ay)+ */
! 2360: printf ("\tuaecptr mems = m68k_areg(regs, srcreg) & ~15, memd;\n");
! 2361: printf ("\tdstreg = (%s >> 12) & 7;\n", gen_nextiword());
! 2362: printf ("\tmemd = m68k_areg(regs, dstreg) & ~15;\n");
! 2363: printf ("\tput_long(memd, get_long(mems));\n");
! 2364: printf ("\tput_long(memd+4, get_long(mems+4));\n");
! 2365: printf ("\tput_long(memd+8, get_long(mems+8));\n");
! 2366: printf ("\tput_long(memd+12, get_long(mems+12));\n");
! 2367: printf ("\tif (srcreg != dstreg)\n");
! 2368: printf ("\tm68k_areg(regs, srcreg) += 16;\n");
! 2369: printf ("\tm68k_areg(regs, dstreg) += 16;\n");
! 2370: } else {
! 2371: /* Other variants */
! 2372: genamode (curi->smode, "srcreg", curi->size, "mems", 0, 2);
! 2373: genamode (curi->dmode, "dstreg", curi->size, "memd", 0, 2);
! 2374: printf ("\tmemsa &= ~15;\n");
! 2375: printf ("\tmemda &= ~15;\n");
! 2376: printf ("\tput_long(memda, get_long(memsa));\n");
! 2377: printf ("\tput_long(memda+4, get_long(memsa+4));\n");
! 2378: printf ("\tput_long(memda+8, get_long(memsa+8));\n");
! 2379: printf ("\tput_long(memda+12, get_long(memsa+12));\n");
! 2380: if ((opcode & 0xfff8) == 0xf600)
! 2381: printf ("\tm68k_areg(regs, srcreg) += 16;\n");
! 2382: else if ((opcode & 0xfff8) == 0xf608)
! 2383: printf ("\tm68k_areg(regs, dstreg) += 16;\n");
! 2384: }
1.1 root 2385: break;
2386:
2387: case i_MMUOP:
2388: genamode (curi->smode, "srcreg", curi->size, "extra", 1, 0);
2389: sync_m68k_pc ();
2390: printf ("\tmmu_op(opcode,extra);\n");
2391: break;
2392: default:
2393: abort ();
2394: break;
2395: }
2396: finish_braces ();
2397: sync_m68k_pc ();
2398: }
2399:
2400: static void generate_includes (FILE * f)
2401: {
2402: fprintf (f, "#include \"sysdeps.h\"\n");
2403: fprintf (f, "#include \"hatari-glue.h\"\n");
2404: fprintf (f, "#include \"maccess.h\"\n");
2405: fprintf (f, "#include \"memory.h\"\n");
2406: fprintf (f, "#include \"newcpu.h\"\n");
2407: fprintf (f, "#include \"compiler.h\"\n");
2408: fprintf (f, "#include \"cputbl.h\"\n");
2409: fprintf (f, "#define CPUFUNC(x) x##_ff\n"
2410: "#ifdef NOFLAGS\n"
2411: "#include \"noflags.h\"\n"
2412: "#endif\n");
2413: }
2414:
2415: static int postfix;
2416:
2417: static void generate_one_opcode (int rp)
2418: {
2419: int i;
2420: uae_u16 smsk, dmsk;
2421: long int opcode = opcode_map[rp];
2422:
1.1.1.2 root 2423: exactCpuCycles[0] = 0; /* Default: not used */
2424:
1.1 root 2425: if (table68k[opcode].mnemo == i_ILLG
2426: || table68k[opcode].clev > cpu_level)
2427: return;
2428:
2429: for (i = 0; lookuptab[i].name[0]; i++) {
2430: if (table68k[opcode].mnemo == lookuptab[i].mnemo)
2431: break;
2432: }
2433:
2434: if (table68k[opcode].handler != -1)
2435: return;
2436:
2437: if (opcode_next_clev[rp] != cpu_level) {
2438: fprintf (stblfile, "{ CPUFUNC(op_%lx_%d), 0, %ld }, /* %s */\n", opcode, opcode_last_postfix[rp],
2439: opcode, lookuptab[i].name);
2440: return;
2441: }
2442: fprintf (stblfile, "{ CPUFUNC(op_%lx_%d), 0, %ld }, /* %s */\n", opcode, postfix, opcode, lookuptab[i].name);
2443: fprintf (headerfile, "extern cpuop_func op_%lx_%d_nf;\n", opcode, postfix);
2444: fprintf (headerfile, "extern cpuop_func op_%lx_%d_ff;\n", opcode, postfix);
2445: printf ("unsigned long REGPARAM2 CPUFUNC(op_%lx_%d)(uae_u32 opcode) /* %s */\n{\n", opcode, postfix, lookuptab[i].name);
2446:
2447: switch (table68k[opcode].stype) {
2448: case 0: smsk = 7; break;
2449: case 1: smsk = 255; break;
2450: case 2: smsk = 15; break;
2451: case 3: smsk = 7; break;
2452: case 4: smsk = 7; break;
2453: case 5: smsk = 63; break;
1.1.1.4 ! root 2454: case 7: smsk = 3; break;
1.1 root 2455: default: abort ();
2456: }
2457: dmsk = 7;
2458:
2459: next_cpu_level = -1;
2460: if (table68k[opcode].suse
2461: && table68k[opcode].smode != imm && table68k[opcode].smode != imm0
2462: && table68k[opcode].smode != imm1 && table68k[opcode].smode != imm2
2463: && table68k[opcode].smode != absw && table68k[opcode].smode != absl
2464: && table68k[opcode].smode != PC8r && table68k[opcode].smode != PC16)
2465: {
2466: if (table68k[opcode].spos == -1) {
2467: if (((int) table68k[opcode].sreg) >= 128)
2468: printf ("\tuae_u32 srcreg = (uae_s32)(uae_s8)%d;\n", (int) table68k[opcode].sreg);
2469: else
2470: printf ("\tuae_u32 srcreg = %d;\n", (int) table68k[opcode].sreg);
2471: } else {
2472: char source[100];
2473: int pos = table68k[opcode].spos;
2474:
2475: if (pos)
2476: sprintf (source, "((opcode >> %d) & %d)", pos, smsk);
2477: else
2478: sprintf (source, "(opcode & %d)", smsk);
2479:
2480: if (table68k[opcode].stype == 3)
2481: printf ("\tuae_u32 srcreg = imm8_table[%s];\n", source);
2482: else if (table68k[opcode].stype == 1)
2483: printf ("\tuae_u32 srcreg = (uae_s32)(uae_s8)%s;\n", source);
2484: else
2485: printf ("\tuae_u32 srcreg = %s;\n", source);
2486: }
2487: }
2488: if (table68k[opcode].duse
2489: /* Yes, the dmode can be imm, in case of LINK or DBcc */
2490: && table68k[opcode].dmode != imm && table68k[opcode].dmode != imm0
2491: && table68k[opcode].dmode != imm1 && table68k[opcode].dmode != imm2
2492: && table68k[opcode].dmode != absw && table68k[opcode].dmode != absl)
2493: {
2494: if (table68k[opcode].dpos == -1) {
2495: if (((int) table68k[opcode].dreg) >= 128)
2496: printf ("\tuae_u32 dstreg = (uae_s32)(uae_s8)%d;\n", (int) table68k[opcode].dreg);
2497: else
2498: printf ("\tuae_u32 dstreg = %d;\n", (int) table68k[opcode].dreg);
2499: } else {
2500: int pos = table68k[opcode].dpos;
2501: #if 0
2502: /* Check that we can do the little endian optimization safely. */
2503: if (pos < 8 && (dmsk >> (8 - pos)) != 0)
2504: abort ();
2505: #endif
2506: if (pos)
2507: printf ("\tuae_u32 dstreg = (opcode >> %d) & %d;\n",
2508: pos, dmsk);
2509: else
2510: printf ("\tuae_u32 dstreg = opcode & %d;\n", dmsk);
2511: }
2512: }
2513: need_endlabel = 0;
2514: endlabelno++;
2515: sprintf (endlabelstr, "endlabel%d", endlabelno);
1.1.1.2 root 2516: if(table68k[opcode].mnemo==i_ASR || table68k[opcode].mnemo==i_ASL || table68k[opcode].mnemo==i_LSR || table68k[opcode].mnemo==i_LSL
2517: || table68k[opcode].mnemo==i_ROL || table68k[opcode].mnemo==i_ROR || table68k[opcode].mnemo==i_ROXL || table68k[opcode].mnemo==i_ROXR
2518: || table68k[opcode].mnemo==i_MVMEL || table68k[opcode].mnemo==i_MVMLE)
2519: printf("\tunsigned int retcycles;\n");
1.1 root 2520: gen_opcode (opcode);
2521: if (need_endlabel)
2522: printf ("%s: ;\n", endlabelstr);
1.1.1.2 root 2523: if( strlen(exactCpuCycles) > 0 )
2524: printf("%s\n",exactCpuCycles);
2525: else
2526: printf ("return %d;\n", insn_n_cycles);
1.1 root 2527: printf ("}\n");
2528: opcode_next_clev[rp] = next_cpu_level;
2529: opcode_last_postfix[rp] = postfix;
2530: }
2531:
2532: static void generate_func (void)
2533: {
2534: int i, j, rp;
2535:
2536: using_prefetch = 0;
2537: using_exception_3 = 0;
2538: for (i = 0; i < 6; i++) {
2539: cpu_level = 4 - i;
2540: if (i == 5) {
2541: cpu_level = 0;
2542: using_prefetch = 1;
2543: using_exception_3 = 1;
2544: for (rp = 0; rp < nr_cpuop_funcs; rp++)
2545: opcode_next_clev[rp] = 0;
2546: }
2547:
2548: postfix = i;
2549: fprintf (stblfile, "struct cputbl CPUFUNC(op_smalltbl_%d)[] = {\n", postfix);
2550:
2551: /* sam: this is for people with low memory (eg. me :)) */
2552: printf ("\n"
2553: "#if !defined(PART_1) && !defined(PART_2) && "
2554: "!defined(PART_3) && !defined(PART_4) && "
2555: "!defined(PART_5) && !defined(PART_6) && "
2556: "!defined(PART_7) && !defined(PART_8)"
2557: "\n"
2558: "#define PART_1 1\n"
2559: "#define PART_2 1\n"
2560: "#define PART_3 1\n"
2561: "#define PART_4 1\n"
2562: "#define PART_5 1\n"
2563: "#define PART_6 1\n"
2564: "#define PART_7 1\n"
2565: "#define PART_8 1\n"
2566: "#endif\n\n");
2567:
2568: rp = 0;
2569: for(j=1;j<=8;++j) {
2570: int k = (j*nr_cpuop_funcs)/8;
2571: printf ("#ifdef PART_%d\n",j);
2572: for (; rp < k; rp++)
2573: generate_one_opcode (rp);
2574: printf ("#endif\n\n");
2575: }
2576:
2577: fprintf (stblfile, "{ 0, 0, 0 }};\n");
2578: }
2579:
2580: }
2581:
2582: int main (int argc, char **argv)
2583: {
2584: read_table68k ();
2585: do_merges ();
2586:
2587: opcode_map = (int *) malloc (sizeof (int) * nr_cpuop_funcs);
2588: opcode_last_postfix = (int *) malloc (sizeof (int) * nr_cpuop_funcs);
2589: opcode_next_clev = (int *) malloc (sizeof (int) * nr_cpuop_funcs);
2590: counts = (unsigned long *) malloc (65536 * sizeof (unsigned long));
2591: read_counts ();
2592:
2593: /* It would be a lot nicer to put all in one file (we'd also get rid of
2594: * cputbl.h that way), but cpuopti can't cope. That could be fixed, but
2595: * I don't dare to touch the 68k version. */
2596:
2597: headerfile = fopen ("cputbl.h", "wb");
2598: stblfile = fopen ("cpustbl.c", "wb");
2599: freopen ("cpuemu.c", "wb", stdout);
2600:
2601: generate_includes (stdout);
2602: generate_includes (stblfile);
2603:
2604: generate_func ();
2605:
2606: free (table68k);
2607: return 0;
2608: }
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.