|
|
1.1 root 1: % 0: bit 0
2: % 1: bit 1
3: % c: condition code
4: % C: condition codes, except F
5: % f: direction
6: % i: immediate
7: % I: immediate, except 00 and ff
8: % j: immediate 1..8
9: % J: immediate 0..15
10: % k: immediate 0..7
11: % K: immediate 0..63
12: % s: source mode
13: % S: source reg
14: % d: dest mode
15: % D: dest reg
16: % r: reg
17: % z: size
18: %
19: % Actually, a sssSSS may appear as a destination, and
20: % vice versa. The only difference between sssSSS and
21: % dddDDD are the valid addressing modes. There is
22: % no match for immediate and pc-rel. addressing modes
23: % in case of dddDDD.
24: %
25: % Arp: --> -(Ar)
26: % ArP: --> (Ar)+
27: %
28: % Fields on a line:
29: % 16 chars bitpattern :
30: % CPU level / privildge level :
31: % CPU level 0: 68000
32: % 1: 68010
33: % 2: 68020
34: % privilege level 0: not privileged
35: % 1: unprivileged only on 68000 (check regs.s)
36: % 2: privileged (check regs.s)
37: % 3: privileged if size == word (check regs.s)
38: % Flags set by instruction: XNZVC :
39: % Flags used by instruction: XNZVC :
40: % - means flag unaffected / unused
41: % 0 means flag reset
42: % 1 means flag set
43: % ? means programmer was too lazy to check or instruction may trap
44: % + means instruction is conditional branch
45: % everything else means flag set/used
46: % / means instruction is unconditional branch/call
47: % x means flag is unknown and well-behaved programs shouldn't check it
48: % srcaddr status destaddr status :
49: % bitmasks of
50: % 1 means fetched
51: % 2 means stored
52: % 4 means jump offset
53: % 8 means jump address
54: % instruction
55: %
56:
57: 0000 0000 0011 1100:00:XNZVC:XNZVC:10: ORSR.B #1
58: 0000 0000 0111 1100:02:?????:?????:10: ORSR.W #1
59: 0000 0zz0 11ss sSSS:20:?????:?????:11: CHK2.z #1,s[!Dreg,Areg,Aipi,Apdi,Immd]
60: 0000 0000 zzdd dDDD:00:-NZ00:-----:13: OR.z #z,d[!Areg]
61: 0000 0010 0011 1100:00:XNZVC:XNZVC:10: ANDSR.B #1
62: 0000 0010 0111 1100:02:?????:?????:10: ANDSR.W #1
63: 0000 0010 zzdd dDDD:00:-NZ00:-----:13: AND.z #z,d[!Areg]
64: 0000 0100 zzdd dDDD:00:XNZVC:-----:13: SUB.z #z,d[!Areg]
65: 0000 0110 zzdd dDDD:00:XNZVC:-----:13: ADD.z #z,d[!Areg]
66: 0000 0110 11ss sSSS:20:?????:?????:10: CALLM s[!Dreg,Areg,Aipi,Apdi,Immd]
67: 0000 0110 11ss sSSS:20:?????:?????:10: RTM s[Dreg,Areg]
68: 0000 1000 00ss sSSS:00:--Z--:-----:11: BTST #1,s[!Areg]
69: 0000 1000 01ss sSSS:00:--Z--:-----:13: BCHG #1,s[!Areg,Immd]
70: 0000 1000 10ss sSSS:00:--Z--:-----:13: BCLR #1,s[!Areg,Immd]
71: 0000 1000 11ss sSSS:00:--Z--:-----:13: BSET #1,s[!Areg,Immd]
72: 0000 1010 0011 1100:00:XNZVC:XNZVC:10: EORSR.B #1
73: 0000 1010 0111 1100:02:?????:?????:10: EORSR.W #1
74: 0000 1010 zzdd dDDD:00:-NZ00:-----:13: EOR.z #z,d[!Areg]
75: 0000 1100 zzss sSSS:00:-NZVC:-----:11: CMP.z #z,s[!Areg,Immd]
76:
77: 0000 1010 11ss sSSS:20:?????:?????:13: CAS.B #1,s[!Dreg,Areg,Immd,PC8r,PC16]
78: 0000 1100 11ss sSSS:20:?????:?????:13: CAS.W #1,s[!Dreg,Areg,Immd,PC8r,PC16]
79: 0000 1100 1111 1100:20:?????:?????:10: CAS2.W #2
80: 0000 1110 zzss sSSS:22:?????:?????:13: MOVES.z #1,s[!Dreg,Areg,Immd,PC8r,PC16]
81: 0000 1110 11ss sSSS:20:?????:?????:13: CAS.L #1,s[!Dreg,Areg,Immd,PC8r,PC16]
82: 0000 1110 1111 1100:20:?????:?????:10: CAS2.L #2
83:
84: 0000 rrr1 00dd dDDD:00:-----:-----:12: MVPMR.W d[Areg-Ad16],Dr
85: 0000 rrr1 01dd dDDD:00:-----:-----:12: MVPMR.L d[Areg-Ad16],Dr
86: 0000 rrr1 10dd dDDD:00:-----:-----:12: MVPRM.W Dr,d[Areg-Ad16]
87: 0000 rrr1 11dd dDDD:00:-----:-----:12: MVPRM.L Dr,d[Areg-Ad16]
88: 0000 rrr1 00ss sSSS:00:--Z--:-----:11: BTST Dr,s[!Areg]
89: 0000 rrr1 01ss sSSS:00:--Z--:-----:13: BCHG Dr,s[!Areg,Immd]
90: 0000 rrr1 10ss sSSS:00:--Z--:-----:13: BCLR Dr,s[!Areg,Immd]
91: 0000 rrr1 11ss sSSS:00:--Z--:-----:13: BSET Dr,s[!Areg,Immd]
92:
93: 0001 DDDd ddss sSSS:00:-NZ00:-----:12: MOVE.B s,d[!Areg]
94: 0010 DDDd ddss sSSS:00:-----:-----:12: MOVEA.L s,d[Areg]
95: 0010 DDDd ddss sSSS:00:-NZ00:-----:12: MOVE.L s,d[!Areg]
96: 0011 DDDd ddss sSSS:00:-----:-----:12: MOVEA.W s,d[Areg]
97: 0011 DDDd ddss sSSS:00:-NZ00:-----:12: MOVE.W s,d[!Areg]
98:
99: 0100 0000 zzdd dDDD:00:XxZxC:-----:30: NEGX.z d[!Areg]
100: 0100 0000 11dd dDDD:01:?????:?????:10: MVSR2.W d[!Areg]
101: 0100 0010 zzdd dDDD:00:-0100:-----:20: CLR.z d[!Areg]
102: 0100 0010 11dd dDDD:10:?????:?????:10: MVSR2.B d[!Areg]
103: 0100 0100 zzdd dDDD:00:XNZVC:-----:30: NEG.z d[!Areg]
104: 0100 0100 11ss sSSS:00:XNZVC:-----:10: MV2SR.B s[!Areg]
105: 0100 0110 zzdd dDDD:00:-NZ00:-----:30: NOT.z d[!Areg]
106: 0100 0110 11ss sSSS:02:?????:?????:10: MV2SR.W s[!Areg]
107: 0100 1000 0000 1rrr:20:-----:-----:31: LINK.L Ar,#2
108: 0100 1000 00dd dDDD:00:X?Z?C:X-Z--:30: NBCD.B d[!Areg]
109: 0100 1000 0100 1kkk:20:?????:?????:10: BKPT #k
110: 0100 1000 01ss sSSS:00:-NZ00:-----:30: SWAP.W s[Dreg]
111: 0100 1000 01ss sSSS:00:-----:-----:00: PEA.L s[!Dreg,Areg,Aipi,Apdi,Immd]
112: 0100 1000 10dd dDDD:00:-NZ00:-----:30: EXT.W d[Dreg]
113: 0100 1000 10dd dDDD:00:-----:-----:02: MVMLE.W #1,d[!Dreg,Areg,Aipi]
114: 0100 1000 11dd dDDD:00:-NZ00:-----:30: EXT.L d[Dreg]
115: 0100 1000 11dd dDDD:00:-----:-----:02: MVMLE.L #1,d[!Dreg,Areg,Aipi]
116: 0100 1001 11dd dDDD:00:-NZ00:-----:30: EXT.B d[Dreg]
117: 0100 1010 zzss sSSS:00:-NZ00:-----:10: TST.z s
118: 0100 1010 11dd dDDD:00:?????:?????:30: TAS.B d[!Areg]
119: 0100 1010 1111 1100:00:?????:?????:00: ILLEGAL
120: 0100 1100 00ss sSSS:20:-NZVC:-----:13: MULL.L #1,s[!Areg]
121: 0100 1100 01ss sSSS:20:?????:?????:13: DIVL.L #1,s[!Areg]
122: 0100 1100 10ss sSSS:00:-----:-----:01: MVMEL.W #1,s[!Dreg,Areg,Apdi,Immd]
123: 0100 1100 11ss sSSS:00:-----:-----:01: MVMEL.L #1,s[!Dreg,Areg,Apdi,Immd]
124: 0100 1110 0100 JJJJ:00:-----:XNZVC:10: TRAP #J
125: 0100 1110 0101 0rrr:00:-----:-----:31: LINK.W Ar,#1
126: 0100 1110 0101 1rrr:00:-----:-----:30: UNLK.L Ar
127: 0100 1110 0110 0rrr:02:-----:-----:10: MVR2USP.L Ar
128: 0100 1110 0110 1rrr:02:-----:-----:20: MVUSP2R.L Ar
129: 0100 1110 0111 0000:02:-----:-----:00: RESET
130: 0100 1110 0111 0001:00:-----:-----:00: NOP
131: 0100 1110 0111 0010:02:XNZVC:-----:10: STOP #1
132: 0100 1110 0111 0011:02:XNZVC:-----:00: RTE
133: 0100 1110 0111 0100:00:?????:?????:10: RTD #1
134: 0100 1110 0111 0101:00:-----:-----:00: RTS
135: 0100 1110 0111 0110:00:-----:XNZVC:00: TRAPV
136: 0100 1110 0111 0111:00:XNZVC:-----:00: RTR
137: 0100 1110 0111 1010:12:?????:?????:10: MOVEC2 #1
138: 0100 1110 0111 1011:12:?????:?????:10: MOVE2C #1
139: 0100 1110 10ss sSSS:00://///://///:80: JSR.L s[!Dreg,Areg,Aipi,Apdi,Immd]
140: 0100 rrr1 00ss sSSS:00:?????:?????:11: CHK.L s[!Areg],Dr
141: 0100 rrr1 10ss sSSS:00:?????:?????:11: CHK.W s[!Areg],Dr
142: 0100 1110 11ss sSSS:00://///://///:80: JMP.L s[!Dreg,Areg,Aipi,Apdi,Immd]
143: 0100 rrr1 11ss sSSS:00:-----:-----:02: LEA.L s[!Dreg,Areg,Aipi,Apdi,Immd],Ar
144:
145: 0101 jjj0 01dd dDDD:00:-----:-----:13: ADDA.W #j,d[Areg]
146: 0101 jjj0 10dd dDDD:00:-----:-----:13: ADDA.L #j,d[Areg]
147: 0101 jjj0 zzdd dDDD:00:XNZVC:-----:13: ADD.z #j,d[!Areg]
148: 0101 jjj1 01dd dDDD:00:-----:-----:13: SUBA.W #j,d[Areg]
149: 0101 jjj1 10dd dDDD:00:-----:-----:13: SUBA.L #j,d[Areg]
150: 0101 jjj1 zzdd dDDD:00:XNZVC:-----:13: SUB.z #j,d[!Areg]
151: 0101 cccc 1100 1rrr:00:-----:+++++:31: DBcc.W Dr,#1
152: 0101 cccc 11dd dDDD:00:-----:+++++:20: Scc.B d[!Areg]
153: 0101 cccc 1111 1010:20:?????:?????:10: TRAPcc #1
154: 0101 cccc 1111 1011:20:?????:?????:10: TRAPcc #2
155: 0101 cccc 1111 1100:20:?????:?????:00: TRAPcc
156:
157: % Bxx.L is 68020 only, but setting the CPU level to 2 would give illegal
158: % instruction exceptions when compiling a 68000 only emulation, which isn't
159: % what we want either.
160: 0110 0001 0000 0000:00://///://///:40: BSR.W #1
161: 0110 0001 IIII IIII:00://///://///:40: BSR.B #i
162: 0110 0001 1111 1111:00://///://///:40: BSR.L #2
163: 0110 CCCC 0000 0000:00:-----:+++++:40: Bcc.W #1
164: 0110 CCCC IIII IIII:00:-----:+++++:40: Bcc.B #i
165: 0110 CCCC 1111 1111:00:-----:+++++:40: Bcc.L #2
166:
167: 0111 rrr0 iiii iiii:00:-NZ00:-----:12: MOVE.L #i,Dr
168:
169: 1000 rrr0 zzss sSSS:00:-NZ00:-----:13: OR.z s[!Areg],Dr
170: 1000 rrr0 11ss sSSS:00:?????:?????:13: DIVU.W s[!Areg],Dr
171: 1000 rrr1 00dd dDDD:00:XxZxC:X-Z--:13: SBCD.B d[Dreg],Dr
172: 1000 rrr1 00dd dDDD:00:XxZxC:X-Z--:13: SBCD.B d[Areg-Apdi],Arp
173: 1000 rrr1 zzdd dDDD:00:-NZ00:-----:13: OR.z Dr,d[!Areg,Dreg]
174: 1000 rrr1 01dd dDDD:20:?????:?????:12: PACK d[Dreg],Dr
175: 1000 rrr1 01dd dDDD:20:?????:?????:12: PACK d[Areg-Apdi],Arp
176: 1000 rrr1 10dd dDDD:20:?????:?????:12: UNPK d[Dreg],Dr
177: 1000 rrr1 10dd dDDD:20:?????:?????:12: UNPK d[Areg-Apdi],Arp
178: 1000 rrr1 11ss sSSS:00:?????:?????:13: DIVS.W s[!Areg],Dr
179:
180: 1001 rrr0 zzss sSSS:00:XNZVC:-----:13: SUB.z s,Dr
181: 1001 rrr0 11ss sSSS:00:-----:-----:13: SUBA.W s,Ar
182: 1001 rrr1 zzdd dDDD:00:XNZVC:X-Z--:13: SUBX.z d[Dreg],Dr
183: 1001 rrr1 zzdd dDDD:00:XNZVC:X-Z--:13: SUBX.z d[Areg-Apdi],Arp
184: 1001 rrr1 zzdd dDDD:00:XNZVC:-----:13: SUB.z Dr,d[!Areg,Dreg]
185: 1001 rrr1 11ss sSSS:00:-----:-----:13: SUBA.L s,Ar
186:
187: 1011 rrr0 zzss sSSS:00:-NZVC:-----:11: CMP.z s,Dr
188: 1011 rrr0 11ss sSSS:00:-NZVC:-----:11: CMPA.W s,Ar
189: 1011 rrr1 11ss sSSS:00:-NZVC:-----:11: CMPA.L s,Ar
190: 1011 rrr1 zzdd dDDD:00:-NZVC:-----:11: CMPM.z d[Areg-Aipi],ArP
191: 1011 rrr1 zzdd dDDD:00:-NZ00:-----:13: EOR.z Dr,d[!Areg]
192:
193: 1100 rrr0 zzss sSSS:00:-NZ00:-----:13: AND.z s[!Areg],Dr
194: 1100 rrr0 11ss sSSS:00:-NZ00:-----:13: MULU.W s[!Areg],Dr
195: 1100 rrr1 00dd dDDD:00:XxZxC:X-Z--:13: ABCD.B d[Dreg],Dr
196: 1100 rrr1 00dd dDDD:00:XxZxC:X-Z--:13: ABCD.B d[Areg-Apdi],Arp
197: 1100 rrr1 zzdd dDDD:00:-NZ00:-----:13: AND.z Dr,d[!Areg,Dreg]
198: 1100 rrr1 01dd dDDD:00:-----:-----:33: EXG.L Dr,d[Dreg]
199: 1100 rrr1 01dd dDDD:00:-----:-----:33: EXG.L Ar,d[Areg]
200: 1100 rrr1 10dd dDDD:00:-----:-----:33: EXG.L Dr,d[Areg]
201: 1100 rrr1 11ss sSSS:00:-NZ00:-----:13: MULS.W s[!Areg],Dr
202:
203: 1101 rrr0 zzss sSSS:00:XNZVC:-----:13: ADD.z s,Dr
204: 1101 rrr0 11ss sSSS:00:-----:-----:13: ADDA.W s,Ar
205: 1101 rrr1 zzdd dDDD:00:XNZVC:X-Z--:13: ADDX.z d[Dreg],Dr
206: 1101 rrr1 zzdd dDDD:00:XNZVC:X-Z--:13: ADDX.z d[Areg-Apdi],Arp
207: 1101 rrr1 zzdd dDDD:00:XNZVC:-----:13: ADD.z Dr,d[!Areg,Dreg]
208: 1101 rrr1 11ss sSSS:00:-----:-----:13: ADDA.L s,Ar
209:
210: 1110 jjjf zz00 0RRR:00:XNZVC:-----:13: ASf.z #j,DR
211: 1110 jjjf zz00 1RRR:00:XNZ0C:-----:13: LSf.z #j,DR
212: 1110 jjjf zz01 0RRR:00:XNZ0C:X----:13: ROXf.z #j,DR
213: 1110 jjjf zz01 1RRR:00:-NZ0C:-----:13: ROf.z #j,DR
214: 1110 rrrf zz10 0RRR:00:XNZVC:X----:13: ASf.z Dr,DR
215: 1110 rrrf zz10 1RRR:00:XNZ0C:X----:13: LSf.z Dr,DR
216: 1110 rrrf zz11 0RRR:00:XNZ0C:X----:13: ROXf.z Dr,DR
217: 1110 rrrf zz11 1RRR:00:-NZ0C:-----:13: ROf.z Dr,DR
218: 1110 000f 11dd dDDD:00:XNZVC:-----:13: ASfW.W d[!Dreg,Areg]
219: 1110 001f 11dd dDDD:00:XNZ0C:-----:13: LSfW.W d[!Dreg,Areg]
220: 1110 010f 11dd dDDD:00:XNZ0C:X----:13: ROXfW.W d[!Dreg,Areg]
221: 1110 011f 11dd dDDD:00:-NZ0C:-----:13: ROfW.W d[!Dreg,Areg]
222:
223: 1110 1000 11ss sSSS:20:?????:?????:11: BFTST #1,s[!Areg,Apdi,Aipi,Immd]
224: 1110 1001 11ss sSSS:20:?????:?????:11: BFEXTU #1,s[!Areg,Apdi,Aipi,Immd]
225: 1110 1010 11ss sSSS:20:?????:?????:13: BFCHG #1,s[!Areg,Apdi,Aipi,Immd,PC8r,PC16]
226: 1110 1011 11ss sSSS:20:?????:?????:11: BFEXTS #1,s[!Areg,Apdi,Aipi,Immd]
227: 1110 1100 11ss sSSS:20:?????:?????:13: BFCLR #1,s[!Areg,Apdi,Aipi,Immd,PC8r,PC16]
228: 1110 1101 11ss sSSS:20:?????:?????:11: BFFFO #1,s[!Areg,Apdi,Aipi,Immd]
229: 1110 1110 11ss sSSS:20:?????:?????:13: BFSET #1,s[!Areg,Apdi,Aipi,Immd,PC8r,PC16]
230: 1110 1111 11ss sSSS:20:?????:?????:13: BFINS #1,s[!Areg,Apdi,Aipi,Immd,PC8r,PC16]
231:
232: % floating point co processor
233: 1111 0010 00ss sSSS:30:?????:?????:11: FPP #1,s
234: 1111 0010 01ss sSSS:30:?????:?????:11: FDBcc #1,s[Areg-Dreg]
235: 1111 0010 01ss sSSS:30:?????:?????:11: FScc #1,s[!Areg,Immd,PC8r,PC16]
236: 1111 0010 0111 1010:30:?????:?????:10: FTRAPcc #1
237: 1111 0010 0111 1011:30:?????:?????:10: FTRAPcc #2
238: 1111 0010 0111 1100:30:?????:?????:00: FTRAPcc
239: 1111 0010 10KK KKKK:30:?????:?????:11: FBcc #K,#1
240: 1111 0010 11KK KKKK:30:?????:?????:11: FBcc #K,#2
241: 1111 0011 00ss sSSS:32:?????:?????:20: FSAVE s[!Dreg,Areg,Aipi,Immd,PC8r,PC16]
242: 1111 0011 01ss sSSS:32:?????:?????:10: FRESTORE s[!Dreg,Areg,Apdi,Immd]
243:
244: 1111 0101 iiii iSSS:40:?????:?????:11: MMUOP #i,s
245:
246: % 68040 instructions
247: 1111 0100 ii00 1rrr:42:-----:-----:02: CINVL #i,Ar
248: 1111 0100 ii01 0rrr:42:-----:-----:02: CINVP #i,Ar
249: 1111 0100 ii01 1rrr:42:-----:-----:00: CINVA #i
250: 1111 0100 ii10 1rrr:42:-----:-----:02: CPUSHL #i,Ar
251: 1111 0100 ii11 0rrr:42:-----:-----:02: CPUSHP #i,Ar
252: 1111 0100 ii11 1rrr:42:-----:-----:00: CPUSHA #i
253: 1111 0110 0010 0rrr:40:-----:-----:12: MOVE16 ArP,ARP
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.