[BACK]Return to cpu-all.h CVS log [TXT] [DIR] Up to [Qemu by Fabrice Bellard] / qemu

Diff for /qemu/cpu-all.h between versions 1.1.1.14 and 1.1.1.15

version 1.1.1.14, 2018/04/24 19:17:10 version 1.1.1.15, 2018/04/24 19:34:20
Line 197  extern unsigned long reserved_va; Line 197  extern unsigned long reserved_va;
 #endif  #endif
   
 /* All direct uses of g2h and h2g need to go away for usermode softmmu.  */  /* All direct uses of g2h and h2g need to go away for usermode softmmu.  */
 #define g2h(x) ((void *)((unsigned long)(x) + GUEST_BASE))  #define g2h(x) ((void *)((unsigned long)(target_ulong)(x) + GUEST_BASE))
   
 #if HOST_LONG_BITS <= TARGET_VIRT_ADDR_SPACE_BITS  #if HOST_LONG_BITS <= TARGET_VIRT_ADDR_SPACE_BITS
 #define h2g_valid(x) 1  #define h2g_valid(x) 1
 #else  #else
 #define h2g_valid(x) ({ \  #define h2g_valid(x) ({ \
     unsigned long __guest = (unsigned long)(x) - GUEST_BASE; \      unsigned long __guest = (unsigned long)(x) - GUEST_BASE; \
     __guest < (1ul << TARGET_VIRT_ADDR_SPACE_BITS); \      (__guest < (1ul << TARGET_VIRT_ADDR_SPACE_BITS)) && \
       (!RESERVED_VA || (__guest < RESERVED_VA)); \
 })  })
 #endif  #endif
   
Line 221  extern unsigned long reserved_va; Line 222  extern unsigned long reserved_va;
 #else /* !CONFIG_USER_ONLY */  #else /* !CONFIG_USER_ONLY */
 /* NOTE: we use double casts if pointers and target_ulong have  /* NOTE: we use double casts if pointers and target_ulong have
    different sizes */     different sizes */
 #define saddr(x) (uint8_t *)(long)(x)  #define saddr(x) (uint8_t *)(intptr_t)(x)
 #define laddr(x) (uint8_t *)(long)(x)  #define laddr(x) (uint8_t *)(intptr_t)(x)
 #endif  #endif
   
 #define ldub_raw(p) ldub_p(laddr((p)))  #define ldub_raw(p) ldub_p(laddr((p)))
Line 259  extern unsigned long reserved_va; Line 260  extern unsigned long reserved_va;
 #define stfl(p, v) stfl_raw(p, v)  #define stfl(p, v) stfl_raw(p, v)
 #define stfq(p, v) stfq_raw(p, v)  #define stfq(p, v) stfq_raw(p, v)
   
   #ifndef CONFIG_TCG_PASS_AREG0
 #define ldub_code(p) ldub_raw(p)  #define ldub_code(p) ldub_raw(p)
 #define ldsb_code(p) ldsb_raw(p)  #define ldsb_code(p) ldsb_raw(p)
 #define lduw_code(p) lduw_raw(p)  #define lduw_code(p) lduw_raw(p)
 #define ldsw_code(p) ldsw_raw(p)  #define ldsw_code(p) ldsw_raw(p)
 #define ldl_code(p) ldl_raw(p)  #define ldl_code(p) ldl_raw(p)
 #define ldq_code(p) ldq_raw(p)  #define ldq_code(p) ldq_raw(p)
   #else
   #define cpu_ldub_code(env1, p) ldub_raw(p)
   #define cpu_ldsb_code(env1, p) ldsb_raw(p)
   #define cpu_lduw_code(env1, p) lduw_raw(p)
   #define cpu_ldsw_code(env1, p) ldsw_raw(p)
   #define cpu_ldl_code(env1, p) ldl_raw(p)
   #define cpu_ldq_code(env1, p) ldq_raw(p)
   #endif
   
 #define ldub_kernel(p) ldub_raw(p)  #define ldub_kernel(p) ldub_raw(p)
 #define ldsb_kernel(p) ldsb_raw(p)  #define ldsb_kernel(p) ldsb_raw(p)
Line 289  extern unsigned long reserved_va; Line 299  extern unsigned long reserved_va;
 #define TARGET_PAGE_MASK ~(TARGET_PAGE_SIZE - 1)  #define TARGET_PAGE_MASK ~(TARGET_PAGE_SIZE - 1)
 #define TARGET_PAGE_ALIGN(addr) (((addr) + TARGET_PAGE_SIZE - 1) & TARGET_PAGE_MASK)  #define TARGET_PAGE_ALIGN(addr) (((addr) + TARGET_PAGE_SIZE - 1) & TARGET_PAGE_MASK)
   
 /* ??? These should be the larger of unsigned long and target_ulong.  */  /* ??? These should be the larger of uintptr_t and target_ulong.  */
 extern unsigned long qemu_real_host_page_size;  extern uintptr_t qemu_real_host_page_size;
 extern unsigned long qemu_host_page_size;  extern uintptr_t qemu_host_page_size;
 extern unsigned long qemu_host_page_mask;  extern uintptr_t qemu_host_page_mask;
   
 #define HOST_PAGE_ALIGN(addr) (((addr) + qemu_host_page_size - 1) & qemu_host_page_mask)  #define HOST_PAGE_ALIGN(addr) (((addr) + qemu_host_page_size - 1) & qemu_host_page_mask)
   
Line 322  void page_set_flags(target_ulong start,  Line 332  void page_set_flags(target_ulong start, 
 int page_check_range(target_ulong start, target_ulong len, int flags);  int page_check_range(target_ulong start, target_ulong len, int flags);
 #endif  #endif
   
 CPUState *cpu_copy(CPUState *env);  CPUArchState *cpu_copy(CPUArchState *env);
 CPUState *qemu_get_cpu(int cpu);  CPUArchState *qemu_get_cpu(int cpu);
   
 #define CPU_DUMP_CODE 0x00010000  #define CPU_DUMP_CODE 0x00010000
   
 void cpu_dump_state(CPUState *env, FILE *f, fprintf_function cpu_fprintf,  void cpu_dump_state(CPUArchState *env, FILE *f, fprintf_function cpu_fprintf,
                     int flags);                      int flags);
 void cpu_dump_statistics(CPUState *env, FILE *f, fprintf_function cpu_fprintf,  void cpu_dump_statistics(CPUArchState *env, FILE *f, fprintf_function cpu_fprintf,
                          int flags);                           int flags);
   
 void QEMU_NORETURN cpu_abort(CPUState *env, const char *fmt, ...)  void QEMU_NORETURN cpu_abort(CPUArchState *env, const char *fmt, ...)
     GCC_FMT_ATTR(2, 3);      GCC_FMT_ATTR(2, 3);
 extern CPUState *first_cpu;  extern CPUArchState *first_cpu;
 DECLARE_TLS(CPUState *,cpu_single_env);  DECLARE_TLS(CPUArchState *,cpu_single_env);
 #define cpu_single_env get_tls(cpu_single_env)  #define cpu_single_env tls_var(cpu_single_env)
   
 /* Flags for use in ENV->INTERRUPT_PENDING.  /* Flags for use in ENV->INTERRUPT_PENDING.
   
Line 368  DECLARE_TLS(CPUState *,cpu_single_env); Line 378  DECLARE_TLS(CPUState *,cpu_single_env);
 #define CPU_INTERRUPT_TGT_EXT_4   0x1000  #define CPU_INTERRUPT_TGT_EXT_4   0x1000
   
 /* Several target-specific internal interrupts.  These differ from the  /* Several target-specific internal interrupts.  These differ from the
    preceeding target-specific interrupts in that they are intended to     preceding target-specific interrupts in that they are intended to
    originate from within the cpu itself, typically in response to some     originate from within the cpu itself, typically in response to some
    instruction being executed.  These, therefore, are not masked while     instruction being executed.  These, therefore, are not masked while
    single-stepping within the debugger.  */     single-stepping within the debugger.  */
 #define CPU_INTERRUPT_TGT_INT_0   0x0100  #define CPU_INTERRUPT_TGT_INT_0   0x0100
 #define CPU_INTERRUPT_TGT_INT_1   0x0400  #define CPU_INTERRUPT_TGT_INT_1   0x0400
 #define CPU_INTERRUPT_TGT_INT_2   0x0800  #define CPU_INTERRUPT_TGT_INT_2   0x0800
   #define CPU_INTERRUPT_TGT_INT_3   0x2000
   
 /* First unused bit: 0x2000.  */  /* First unused bit: 0x4000.  */
   
 /* The set of all bits that should be masked when single-stepping.  */  /* The set of all bits that should be masked when single-stepping.  */
 #define CPU_INTERRUPT_SSTEP_MASK \  #define CPU_INTERRUPT_SSTEP_MASK \
Line 388  DECLARE_TLS(CPUState *,cpu_single_env); Line 399  DECLARE_TLS(CPUState *,cpu_single_env);
      | CPU_INTERRUPT_TGT_EXT_4)       | CPU_INTERRUPT_TGT_EXT_4)
   
 #ifndef CONFIG_USER_ONLY  #ifndef CONFIG_USER_ONLY
 typedef void (*CPUInterruptHandler)(CPUState *, int);  typedef void (*CPUInterruptHandler)(CPUArchState *, int);
   
 extern CPUInterruptHandler cpu_interrupt_handler;  extern CPUInterruptHandler cpu_interrupt_handler;
   
 static inline void cpu_interrupt(CPUState *s, int mask)  static inline void cpu_interrupt(CPUArchState *s, int mask)
 {  {
     cpu_interrupt_handler(s, mask);      cpu_interrupt_handler(s, mask);
 }  }
 #else /* USER_ONLY */  #else /* USER_ONLY */
 void cpu_interrupt(CPUState *env, int mask);  void cpu_interrupt(CPUArchState *env, int mask);
 #endif /* USER_ONLY */  #endif /* USER_ONLY */
   
 void cpu_reset_interrupt(CPUState *env, int mask);  void cpu_reset_interrupt(CPUArchState *env, int mask);
   
 void cpu_exit(CPUState *s);  void cpu_exit(CPUArchState *s);
   
 bool qemu_cpu_has_work(CPUState *env);  bool qemu_cpu_has_work(CPUArchState *env);
   
 /* Breakpoint/watchpoint flags */  /* Breakpoint/watchpoint flags */
 #define BP_MEM_READ           0x01  #define BP_MEM_READ           0x01
Line 415  bool qemu_cpu_has_work(CPUState *env); Line 426  bool qemu_cpu_has_work(CPUState *env);
 #define BP_GDB                0x10  #define BP_GDB                0x10
 #define BP_CPU                0x20  #define BP_CPU                0x20
   
 int cpu_breakpoint_insert(CPUState *env, target_ulong pc, int flags,  int cpu_breakpoint_insert(CPUArchState *env, target_ulong pc, int flags,
                           CPUBreakpoint **breakpoint);                            CPUBreakpoint **breakpoint);
 int cpu_breakpoint_remove(CPUState *env, target_ulong pc, int flags);  int cpu_breakpoint_remove(CPUArchState *env, target_ulong pc, int flags);
 void cpu_breakpoint_remove_by_ref(CPUState *env, CPUBreakpoint *breakpoint);  void cpu_breakpoint_remove_by_ref(CPUArchState *env, CPUBreakpoint *breakpoint);
 void cpu_breakpoint_remove_all(CPUState *env, int mask);  void cpu_breakpoint_remove_all(CPUArchState *env, int mask);
 int cpu_watchpoint_insert(CPUState *env, target_ulong addr, target_ulong len,  int cpu_watchpoint_insert(CPUArchState *env, target_ulong addr, target_ulong len,
                           int flags, CPUWatchpoint **watchpoint);                            int flags, CPUWatchpoint **watchpoint);
 int cpu_watchpoint_remove(CPUState *env, target_ulong addr,  int cpu_watchpoint_remove(CPUArchState *env, target_ulong addr,
                           target_ulong len, int flags);                            target_ulong len, int flags);
 void cpu_watchpoint_remove_by_ref(CPUState *env, CPUWatchpoint *watchpoint);  void cpu_watchpoint_remove_by_ref(CPUArchState *env, CPUWatchpoint *watchpoint);
 void cpu_watchpoint_remove_all(CPUState *env, int mask);  void cpu_watchpoint_remove_all(CPUArchState *env, int mask);
   
 #define SSTEP_ENABLE  0x1  /* Enable simulated HW single stepping */  #define SSTEP_ENABLE  0x1  /* Enable simulated HW single stepping */
 #define SSTEP_NOIRQ   0x2  /* Do not use IRQ while single stepping */  #define SSTEP_NOIRQ   0x2  /* Do not use IRQ while single stepping */
 #define SSTEP_NOTIMER 0x4  /* Do not Timers while single stepping */  #define SSTEP_NOTIMER 0x4  /* Do not Timers while single stepping */
   
 void cpu_single_step(CPUState *env, int enabled);  void cpu_single_step(CPUArchState *env, int enabled);
 void cpu_reset(CPUState *s);  void cpu_state_reset(CPUArchState *s);
 int cpu_is_stopped(CPUState *env);  int cpu_is_stopped(CPUArchState *env);
 void run_on_cpu(CPUState *env, void (*func)(void *data), void *data);  void run_on_cpu(CPUArchState *env, void (*func)(void *data), void *data);
   
 #define CPU_LOG_TB_OUT_ASM (1 << 0)  #define CPU_LOG_TB_OUT_ASM (1 << 0)
 #define CPU_LOG_TB_IN_ASM  (1 << 1)  #define CPU_LOG_TB_IN_ASM  (1 << 1)
Line 465  int cpu_str_to_log_mask(const char *str) Line 476  int cpu_str_to_log_mask(const char *str)
 /* Return the physical page corresponding to a virtual one. Use it  /* Return the physical page corresponding to a virtual one. Use it
    only for debugging because no protection checks are done. Return -1     only for debugging because no protection checks are done. Return -1
    if no page found. */     if no page found. */
 target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr);  target_phys_addr_t cpu_get_phys_page_debug(CPUArchState *env, target_ulong addr);
   
 /* memory API */  /* memory API */
   
Line 476  extern ram_addr_t ram_size; Line 487  extern ram_addr_t ram_size;
 #define RAM_PREALLOC_MASK   (1 << 0)  #define RAM_PREALLOC_MASK   (1 << 0)
   
 typedef struct RAMBlock {  typedef struct RAMBlock {
       struct MemoryRegion *mr;
     uint8_t *host;      uint8_t *host;
     ram_addr_t offset;      ram_addr_t offset;
     ram_addr_t length;      ram_addr_t length;
Line 496  extern RAMList ram_list; Line 508  extern RAMList ram_list;
 extern const char *mem_path;  extern const char *mem_path;
 extern int mem_prealloc;  extern int mem_prealloc;
   
 /* physical memory access */  
   
 /* MMIO pages are identified by a combination of an IO device index and  
    3 flags.  The ROMD code stores the page ram offset in iotlb entry,   
    so only a limited number of ids are avaiable.  */  
   
 #define IO_MEM_NB_ENTRIES  (1 << (TARGET_PAGE_BITS  - IO_MEM_SHIFT))  
   
 /* Flags stored in the low bits of the TLB virtual address.  These are  /* Flags stored in the low bits of the TLB virtual address.  These are
    defined so that fast path ram access is all zeros.  */     defined so that fast path ram access is all zeros.  */
 /* Zero if TLB entry is valid.  */  /* Zero if TLB entry is valid.  */
Line 514  extern int mem_prealloc; Line 518  extern int mem_prealloc;
 /* Set if TLB entry is an IO callback.  */  /* Set if TLB entry is an IO callback.  */
 #define TLB_MMIO        (1 << 5)  #define TLB_MMIO        (1 << 5)
   
 #define VGA_DIRTY_FLAG       0x01  
 #define CODE_DIRTY_FLAG      0x02  
 #define MIGRATION_DIRTY_FLAG 0x08  
   
 /* read dirty bit (return 0 or 1) */  
 static inline int cpu_physical_memory_is_dirty(ram_addr_t addr)  
 {  
     return ram_list.phys_dirty[addr >> TARGET_PAGE_BITS] == 0xff;  
 }  
   
 static inline int cpu_physical_memory_get_dirty_flags(ram_addr_t addr)  
 {  
     return ram_list.phys_dirty[addr >> TARGET_PAGE_BITS];  
 }  
   
 static inline int cpu_physical_memory_get_dirty(ram_addr_t addr,  
                                                 int dirty_flags)  
 {  
     return ram_list.phys_dirty[addr >> TARGET_PAGE_BITS] & dirty_flags;  
 }  
   
 static inline void cpu_physical_memory_set_dirty(ram_addr_t addr)  
 {  
     ram_list.phys_dirty[addr >> TARGET_PAGE_BITS] = 0xff;  
 }  
   
 static inline int cpu_physical_memory_set_dirty_flags(ram_addr_t addr,  
                                                       int dirty_flags)  
 {  
     return ram_list.phys_dirty[addr >> TARGET_PAGE_BITS] |= dirty_flags;  
 }  
   
 static inline void cpu_physical_memory_mask_dirty_range(ram_addr_t start,  
                                                         int length,  
                                                         int dirty_flags)  
 {  
     int i, mask, len;  
     uint8_t *p;  
   
     len = length >> TARGET_PAGE_BITS;  
     mask = ~dirty_flags;  
     p = ram_list.phys_dirty + (start >> TARGET_PAGE_BITS);  
     for (i = 0; i < len; i++) {  
         p[i] &= mask;  
     }  
 }  
   
 void cpu_physical_memory_reset_dirty(ram_addr_t start, ram_addr_t end,  
                                      int dirty_flags);  
 void cpu_tlb_update_dirty(CPUState *env);  
   
 int cpu_physical_memory_set_dirty_tracking(int enable);  
   
 int cpu_physical_memory_get_dirty_tracking(void);  
   
 int cpu_physical_sync_dirty_bitmap(target_phys_addr_t start_addr,  
                                    target_phys_addr_t end_addr);  
   
 int cpu_physical_log_start(target_phys_addr_t start_addr,  
                            ram_addr_t size);  
   
 int cpu_physical_log_stop(target_phys_addr_t start_addr,  
                           ram_addr_t size);  
   
 void dump_exec_info(FILE *f, fprintf_function cpu_fprintf);  void dump_exec_info(FILE *f, fprintf_function cpu_fprintf);
 #endif /* !CONFIG_USER_ONLY */  #endif /* !CONFIG_USER_ONLY */
   
 int cpu_memory_rw_debug(CPUState *env, target_ulong addr,  int cpu_memory_rw_debug(CPUArchState *env, target_ulong addr,
                         uint8_t *buf, int len, int is_write);                          uint8_t *buf, int len, int is_write);
   
 #endif /* CPU_ALL_H */  #endif /* CPU_ALL_H */
Removed from v.1.1.1.14  
changed lines
  Added in v.1.1.1.15

unix.superglobalmegacorp.com