![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to ich.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / hw / ide|
Return to ich.c CVS log | Up to [Qemu by Fabrice Bellard] / qemu / hw / ide |
1.1 root 1: /*
2: * QEMU ICH Emulation
3: *
4: * Copyright (c) 2010 Sebastian Herbszt <[email protected]>
5: * Copyright (c) 2010 Alexander Graf <[email protected]>
6: *
7: * This library is free software; you can redistribute it and/or
8: * modify it under the terms of the GNU Lesser General Public
9: * License as published by the Free Software Foundation; either
10: * version 2 of the License, or (at your option) any later version.
11: *
12: * This library is distributed in the hope that it will be useful,
13: * but WITHOUT ANY WARRANTY; without even the implied warranty of
14: * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15: * Lesser General Public License for more details.
16: *
17: * You should have received a copy of the GNU Lesser General Public
18: * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19: *
20: *
21: * lspci dump of a ICH-9 real device
22: *
23: * 00:1f.2 SATA controller [0106]: Intel Corporation 82801IR/IO/IH (ICH9R/DO/DH) 6 port SATA AHCI Controller [8086:2922] (rev 02) (prog-if 01 [AHCI 1.0])
24: * Subsystem: Intel Corporation 82801IR/IO/IH (ICH9R/DO/DH) 6 port SATA AHCI Controller [8086:2922]
25: * Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
26: * Status: Cap+ 66MHz+ UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
27: * Latency: 0
28: * Interrupt: pin B routed to IRQ 222
29: * Region 0: I/O ports at d000 [size=8]
30: * Region 1: I/O ports at cc00 [size=4]
31: * Region 2: I/O ports at c880 [size=8]
32: * Region 3: I/O ports at c800 [size=4]
33: * Region 4: I/O ports at c480 [size=32]
34: * Region 5: Memory at febf9000 (32-bit, non-prefetchable) [size=2K]
35: * Capabilities: [80] Message Signalled Interrupts: Mask- 64bit- Count=1/16 Enable+
36: * Address: fee0f00c Data: 41d9
37: * Capabilities: [70] Power Management version 3
38: * Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot+,D3cold-)
39: * Status: D0 PME-Enable- DSel=0 DScale=0 PME-
40: * Capabilities: [a8] SATA HBA <?>
41: * Capabilities: [b0] Vendor Specific Information <?>
42: * Kernel driver in use: ahci
43: * Kernel modules: ahci
44: * 00: 86 80 22 29 07 04 b0 02 02 01 06 01 00 00 00 00
45: * 10: 01 d0 00 00 01 cc 00 00 81 c8 00 00 01 c8 00 00
46: * 20: 81 c4 00 00 00 90 bf fe 00 00 00 00 86 80 22 29
47: * 30: 00 00 00 00 80 00 00 00 00 00 00 00 0f 02 00 00
48: * 40: 00 80 00 80 00 00 00 00 00 00 00 00 00 00 00 00
49: * 50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: * 60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
51: * 70: 01 a8 03 40 08 00 00 00 00 00 00 00 00 00 00 00
52: * 80: 05 70 09 00 0c f0 e0 fe d9 41 00 00 00 00 00 00
53: * 90: 40 00 0f 82 93 01 00 00 00 00 00 00 00 00 00 00
54: * a0: ac 00 00 00 0a 00 12 00 12 b0 10 00 48 00 00 00
55: * b0: 09 00 06 20 00 00 00 00 00 00 00 00 00 00 00 00
56: * c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
57: * d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
58: * e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
59: * f0: 00 00 00 00 00 00 00 00 86 0f 02 00 00 00 00 00
60: *
61: */
62:
63: #include <hw/hw.h>
64: #include <hw/msi.h>
65: #include <hw/pc.h>
66: #include <hw/pci.h>
67: #include <hw/isa.h>
68: #include "block.h"
69: #include "dma.h"
70:
71: #include <hw/ide/pci.h>
72: #include <hw/ide/ahci.h>
73:
1.1.1.3 root 74: #define ICH9_SATA_CAP_OFFSET 0xA8
75:
76: #define ICH9_IDP_BAR 4
77: #define ICH9_MEM_BAR 5
78:
79: #define ICH9_IDP_INDEX 0x10
80: #define ICH9_IDP_INDEX_LOG2 0x04
81:
82: static const VMStateDescription vmstate_ahci = {
83: .name = "ahci",
84: .unmigratable = 1,
85: };
86:
1.1.1.4 ! root 87: static void pci_ich9_reset(void *opaque)
! 88: {
! 89: struct AHCIPCIState *d = opaque;
! 90:
! 91: msi_reset(&d->card);
! 92: ahci_reset(opaque);
! 93: }
! 94:
1.1 root 95: static int pci_ich9_ahci_init(PCIDevice *dev)
96: {
97: struct AHCIPCIState *d;
1.1.1.3 root 98: int sata_cap_offset;
99: uint8_t *sata_cap;
1.1 root 100: d = DO_UPCAST(struct AHCIPCIState, card, dev);
101:
1.1.1.2 root 102: ahci_init(&d->ahci, &dev->qdev, 6);
1.1 root 103:
104: pci_config_set_prog_interface(d->card.config, AHCI_PROGMODE_MAJOR_REV_1);
105:
106: d->card.config[PCI_CACHE_LINE_SIZE] = 0x08; /* Cache line size */
107: d->card.config[PCI_LATENCY_TIMER] = 0x00; /* Latency timer */
108: pci_config_set_interrupt_pin(d->card.config, 1);
109:
110: /* XXX Software should program this register */
111: d->card.config[0x90] = 1 << 6; /* Address Map Register - AHCI mode */
112:
1.1.1.4 ! root 113: qemu_register_reset(pci_ich9_reset, d);
1.1 root 114:
115: msi_init(dev, 0x50, 1, true, false);
116: d->ahci.irq = d->card.irq[0];
117:
1.1.1.3 root 118: pci_register_bar(&d->card, ICH9_IDP_BAR, PCI_BASE_ADDRESS_SPACE_IO,
119: &d->ahci.idp);
120: pci_register_bar(&d->card, ICH9_MEM_BAR, PCI_BASE_ADDRESS_SPACE_MEMORY,
121: &d->ahci.mem);
122:
123: sata_cap_offset = pci_add_capability(&d->card, PCI_CAP_ID_SATA,
124: ICH9_SATA_CAP_OFFSET, SATA_CAP_SIZE);
125: if (sata_cap_offset < 0) {
126: return sata_cap_offset;
127: }
128:
129: sata_cap = d->card.config + sata_cap_offset;
130: pci_set_word(sata_cap + SATA_CAP_REV, 0x10);
131: pci_set_long(sata_cap + SATA_CAP_BAR,
132: (ICH9_IDP_BAR + 0x4) | (ICH9_IDP_INDEX_LOG2 << 4));
133: d->ahci.idp_offset = ICH9_IDP_INDEX;
1.1.1.2 root 134:
1.1 root 135: return 0;
136: }
137:
138: static int pci_ich9_uninit(PCIDevice *dev)
139: {
140: struct AHCIPCIState *d;
141: d = DO_UPCAST(struct AHCIPCIState, card, dev);
142:
1.1.1.2 root 143: msi_uninit(dev);
1.1.1.4 ! root 144: qemu_unregister_reset(pci_ich9_reset, d);
1.1 root 145: ahci_uninit(&d->ahci);
146:
147: return 0;
148: }
149:
150: static void pci_ich9_write_config(PCIDevice *pci, uint32_t addr,
151: uint32_t val, int len)
152: {
153: pci_default_write_config(pci, addr, val, len);
154: msi_write_config(pci, addr, val, len);
155: }
156:
1.1.1.4 ! root 157: static void ich_ahci_class_init(ObjectClass *klass, void *data)
! 158: {
! 159: DeviceClass *dc = DEVICE_CLASS(klass);
! 160: PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
! 161:
! 162: k->init = pci_ich9_ahci_init;
! 163: k->exit = pci_ich9_uninit;
! 164: k->config_write = pci_ich9_write_config;
! 165: k->vendor_id = PCI_VENDOR_ID_INTEL;
! 166: k->device_id = PCI_DEVICE_ID_INTEL_82801IR;
! 167: k->revision = 0x02;
! 168: k->class_id = PCI_CLASS_STORAGE_SATA;
! 169: dc->vmsd = &vmstate_ahci;
! 170: }
! 171:
! 172: static TypeInfo ich_ahci_info = {
! 173: .name = "ich9-ahci",
! 174: .parent = TYPE_PCI_DEVICE,
! 175: .instance_size = sizeof(AHCIPCIState),
! 176: .class_init = ich_ahci_class_init,
1.1 root 177: };
178:
1.1.1.4 ! root 179: static void ich_ahci_register_types(void)
1.1 root 180: {
1.1.1.4 ! root 181: type_register_static(&ich_ahci_info);
1.1 root 182: }
1.1.1.4 ! root 183:
! 184: type_init(ich_ahci_register_types)
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.