Return to mips_int.c CVS log

Up to [Qemu by Fabrice Bellard] / qemu / hw

Annotation of qemu/hw/mips_int.c, revision 1.1.1.2

1.1.1.2 ! root        1: #include "hw.h"
        !             2: #include "mips.h"
1.1       root        3: #include "cpu.h"
                      4: 
                      5: /* Raise IRQ to CPU if necessary. It must be called every time the active
                      6:    IRQ may change */
                      7: void cpu_mips_update_irq(CPUState *env)
                      8: {
1.1.1.2 ! root        9:     if ((env->CP0_Status & (1 << CP0St_IE)) &&
        !            10:         !(env->CP0_Status & (1 << CP0St_EXL)) &&
        !            11:         !(env->CP0_Status & (1 << CP0St_ERL)) &&
        !            12:         !(env->hflags & MIPS_HFLAG_DM)) {
        !            13:         if ((env->CP0_Status & env->CP0_Cause & CP0Ca_IP_mask) &&
        !            14:             !(env->interrupt_request & CPU_INTERRUPT_HARD)) {
1.1       root       15:             cpu_interrupt(env, CPU_INTERRUPT_HARD);
                     16:        }
1.1.1.2 ! root       17:     } else
1.1       root       18:         cpu_reset_interrupt(env, CPU_INTERRUPT_HARD);
                     19: }
                     20: 
1.1.1.2 ! root       21: static void cpu_mips_irq_request(void *opaque, int irq, int level)
1.1       root       22: {
1.1.1.2 ! root       23:     CPUState *env = (CPUState *)opaque;
1.1       root       24: 
1.1.1.2 ! root       25:     if (irq < 0 || irq > 7)
1.1       root       26:         return;
                     27: 
                     28:     if (level) {
1.1.1.2 ! root       29:         env->CP0_Cause |= 1 << (irq + CP0Ca_IP);
1.1       root       30:     } else {
1.1.1.2 ! root       31:         env->CP0_Cause &= ~(1 << (irq + CP0Ca_IP));
1.1       root       32:     }
                     33:     cpu_mips_update_irq(env);
                     34: }
                     35: 
1.1.1.2 ! root       36: void cpu_mips_irq_init_cpu(CPUState *env)
        !            37: {
        !            38:     qemu_irq *qi;
        !            39:     int i;
        !            40: 
        !            41:     qi = qemu_allocate_irqs(cpu_mips_irq_request, env, 8);
        !            42:     for (i = 0; i < 8; i++) {
        !            43:         env->irq[i] = qi[i];
        !            44:     }
        !            45: }

This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.