Return to mips_int.c CVS log

Up to [Qemu by Fabrice Bellard] / qemu / hw

Annotation of qemu/hw/mips_int.c, revision 1.1.1.3

1.1.1.3 ! root        1: /*
        !             2:  * QEMU MIPS interrupt support
        !             3:  *
        !             4:  * Permission is hereby granted, free of charge, to any person obtaining a copy
        !             5:  * of this software and associated documentation files (the "Software"), to deal
        !             6:  * in the Software without restriction, including without limitation the rights
        !             7:  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
        !             8:  * copies of the Software, and to permit persons to whom the Software is
        !             9:  * furnished to do so, subject to the following conditions:
        !            10:  *
        !            11:  * The above copyright notice and this permission notice shall be included in
        !            12:  * all copies or substantial portions of the Software.
        !            13:  *
        !            14:  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
        !            15:  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
        !            16:  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
        !            17:  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
        !            18:  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
        !            19:  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
        !            20:  * THE SOFTWARE.
        !            21:  */
        !            22: 
1.1.1.2   root       23: #include "hw.h"
1.1.1.3 ! root       24: #include "mips_cpudevs.h"
1.1       root       25: #include "cpu.h"
                     26: 
1.1.1.2   root       27: static void cpu_mips_irq_request(void *opaque, int irq, int level)
1.1       root       28: {
1.1.1.2   root       29:     CPUState *env = (CPUState *)opaque;
1.1       root       30: 
1.1.1.2   root       31:     if (irq < 0 || irq > 7)
1.1       root       32:         return;
                     33: 
                     34:     if (level) {
1.1.1.2   root       35:         env->CP0_Cause |= 1 << (irq + CP0Ca_IP);
1.1       root       36:     } else {
1.1.1.2   root       37:         env->CP0_Cause &= ~(1 << (irq + CP0Ca_IP));
1.1       root       38:     }
1.1.1.3 ! root       39: 
        !            40:     if (env->CP0_Cause & CP0Ca_IP_mask) {
        !            41:         cpu_interrupt(env, CPU_INTERRUPT_HARD);
        !            42:     } else {
        !            43:         cpu_reset_interrupt(env, CPU_INTERRUPT_HARD);
        !            44:     }
1.1       root       45: }
                     46: 
1.1.1.2   root       47: void cpu_mips_irq_init_cpu(CPUState *env)
                     48: {
                     49:     qemu_irq *qi;
                     50:     int i;
                     51: 
                     52:     qi = qemu_allocate_irqs(cpu_mips_irq_request, env, 8);
                     53:     for (i = 0; i < 8; i++) {
                     54:         env->irq[i] = qi[i];
                     55:     }
                     56: }
1.1.1.3 ! root       57: 
        !            58: void cpu_mips_soft_irq(CPUState *env, int irq, int level)
        !            59: {
        !            60:     if (irq < 0 || irq > 2) {
        !            61:         return;
        !            62:     }
        !            63: 
        !            64:     qemu_set_irq(env->irq[irq], level);
        !            65: }

This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.