![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to mips_mipssim.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / hw|
Return to mips_mipssim.c CVS log | Up to [Qemu by Fabrice Bellard] / qemu / hw |
1.1 root 1: /*
2: * QEMU/mipssim emulation
3: *
4: * Emulates a very simple machine model similiar to the one use by the
5: * proprietary MIPS emulator.
6: *
7: * Copyright (c) 2007 Thiemo Seufer
8: *
9: * Permission is hereby granted, free of charge, to any person obtaining a copy
10: * of this software and associated documentation files (the "Software"), to deal
11: * in the Software without restriction, including without limitation the rights
12: * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
13: * copies of the Software, and to permit persons to whom the Software is
14: * furnished to do so, subject to the following conditions:
15: *
16: * The above copyright notice and this permission notice shall be included in
17: * all copies or substantial portions of the Software.
18: *
19: * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20: * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21: * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22: * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23: * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
24: * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
25: * THE SOFTWARE.
26: */
27: #include "hw.h"
28: #include "mips.h"
1.1.1.5 root 29: #include "mips_cpudevs.h"
1.1 root 30: #include "pc.h"
31: #include "isa.h"
32: #include "net.h"
33: #include "sysemu.h"
34: #include "boards.h"
1.1.1.3 root 35: #include "mips-bios.h"
1.1.1.4 root 36: #include "loader.h"
37: #include "elf.h"
1.1 root 38:
39: static struct _loaderparams {
40: int ram_size;
41: const char *kernel_filename;
42: const char *kernel_cmdline;
43: const char *initrd_filename;
44: } loaderparams;
45:
1.1.1.4 root 46: typedef struct ResetData {
47: CPUState *env;
48: uint64_t vector;
49: } ResetData;
50:
51: static int64_t load_kernel(void)
1.1 root 52: {
1.1.1.5 root 53: int64_t entry, kernel_high;
1.1 root 54: long kernel_size;
55: long initrd_size;
56: ram_addr_t initrd_offset;
1.1.1.4 root 57: int big_endian;
58:
59: #ifdef TARGET_WORDS_BIGENDIAN
60: big_endian = 1;
61: #else
62: big_endian = 0;
63: #endif
1.1 root 64:
1.1.1.5 root 65: kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
66: NULL, (uint64_t *)&entry, NULL,
67: (uint64_t *)&kernel_high, big_endian,
68: ELF_MACHINE, 1);
1.1 root 69: if (kernel_size >= 0) {
70: if ((entry & ~0x7fffffffULL) == 0x80000000)
71: entry = (int32_t)entry;
72: } else {
73: fprintf(stderr, "qemu: could not load kernel '%s'\n",
74: loaderparams.kernel_filename);
75: exit(1);
76: }
77:
78: /* load initrd */
79: initrd_size = 0;
80: initrd_offset = 0;
81: if (loaderparams.initrd_filename) {
82: initrd_size = get_image_size (loaderparams.initrd_filename);
83: if (initrd_size > 0) {
84: initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
85: if (initrd_offset + initrd_size > loaderparams.ram_size) {
86: fprintf(stderr,
87: "qemu: memory too small for initial ram disk '%s'\n",
88: loaderparams.initrd_filename);
89: exit(1);
90: }
1.1.1.3 root 91: initrd_size = load_image_targphys(loaderparams.initrd_filename,
92: initrd_offset, loaderparams.ram_size - initrd_offset);
1.1 root 93: }
94: if (initrd_size == (target_ulong) -1) {
95: fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
96: loaderparams.initrd_filename);
97: exit(1);
98: }
99: }
1.1.1.4 root 100: return entry;
1.1 root 101: }
102:
103: static void main_cpu_reset(void *opaque)
104: {
1.1.1.4 root 105: ResetData *s = (ResetData *)opaque;
106: CPUState *env = s->env;
1.1 root 107:
1.1.1.4 root 108: cpu_reset(env);
1.1.1.5 root 109: env->active_tc.PC = s->vector & ~(target_ulong)1;
110: if (s->vector & 1) {
111: env->hflags |= MIPS_HFLAG_M16;
112: }
1.1 root 113: }
114:
115: static void
1.1.1.3 root 116: mips_mipssim_init (ram_addr_t ram_size,
1.1.1.2 root 117: const char *boot_device,
1.1 root 118: const char *kernel_filename, const char *kernel_cmdline,
119: const char *initrd_filename, const char *cpu_model)
120: {
1.1.1.3 root 121: char *filename;
122: ram_addr_t ram_offset;
123: ram_addr_t bios_offset;
1.1 root 124: CPUState *env;
1.1.1.4 root 125: ResetData *reset_info;
1.1 root 126: int bios_size;
127:
128: /* Init CPUs. */
129: if (cpu_model == NULL) {
130: #ifdef TARGET_MIPS64
131: cpu_model = "5Kf";
132: #else
133: cpu_model = "24Kf";
134: #endif
135: }
136: env = cpu_init(cpu_model);
137: if (!env) {
138: fprintf(stderr, "Unable to find CPU definition\n");
139: exit(1);
140: }
1.1.1.4 root 141: reset_info = qemu_mallocz(sizeof(ResetData));
142: reset_info->env = env;
143: reset_info->vector = env->active_tc.PC;
144: qemu_register_reset(main_cpu_reset, reset_info);
1.1 root 145:
146: /* Allocate RAM. */
1.1.1.5 root 147: ram_offset = qemu_ram_alloc(NULL, "mips_mipssim.ram", ram_size);
148: bios_offset = qemu_ram_alloc(NULL, "mips_mipssim.bios", BIOS_SIZE);
1.1 root 149:
1.1.1.3 root 150: cpu_register_physical_memory(0, ram_size, ram_offset | IO_MEM_RAM);
151:
152: /* Map the BIOS / boot exception handler. */
153: cpu_register_physical_memory(0x1fc00000LL,
154: BIOS_SIZE, bios_offset | IO_MEM_ROM);
1.1 root 155: /* Load a BIOS / boot exception handler image. */
156: if (bios_name == NULL)
157: bios_name = BIOS_FILENAME;
1.1.1.3 root 158: filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
159: if (filename) {
160: bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
161: qemu_free(filename);
162: } else {
163: bios_size = -1;
164: }
1.1 root 165: if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) {
166: /* Bail out if we have neither a kernel image nor boot vector code. */
167: fprintf(stderr,
168: "qemu: Could not load MIPS bios '%s', and no -kernel argument was specified\n",
1.1.1.3 root 169: filename);
1.1 root 170: exit(1);
171: } else {
172: /* We have a boot vector start address. */
1.1.1.2 root 173: env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
1.1 root 174: }
175:
176: if (kernel_filename) {
177: loaderparams.ram_size = ram_size;
178: loaderparams.kernel_filename = kernel_filename;
179: loaderparams.kernel_cmdline = kernel_cmdline;
180: loaderparams.initrd_filename = initrd_filename;
1.1.1.4 root 181: reset_info->vector = load_kernel();
1.1 root 182: }
183:
184: /* Init CPU internal devices. */
185: cpu_mips_irq_init_cpu(env);
186: cpu_mips_clock_init(env);
187:
188: /* Register 64 KB of ISA IO space at 0x1fd00000. */
1.1.1.6 ! root 189: isa_mmio_init(0x1fd00000, 0x00010000);
1.1 root 190:
191: /* A single 16450 sits at offset 0x3f8. It is attached to
192: MIPS CPU INT2, which is interrupt 4. */
193: if (serial_hds[0])
1.1.1.2 root 194: serial_init(0x3f8, env->irq[4], 115200, serial_hds[0]);
1.1 root 195:
1.1.1.2 root 196: if (nd_table[0].vlan)
197: /* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
198: mipsnet_init(0x4200, env->irq[2], &nd_table[0]);
1.1 root 199: }
200:
1.1.1.3 root 201: static QEMUMachine mips_mipssim_machine = {
1.1.1.2 root 202: .name = "mipssim",
203: .desc = "MIPS MIPSsim platform",
204: .init = mips_mipssim_init,
1.1 root 205: };
1.1.1.3 root 206:
207: static void mips_mipssim_machine_init(void)
208: {
209: qemu_register_machine(&mips_mipssim_machine);
210: }
211:
212: machine_init(mips_mipssim_machine_init);
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.