version 1.1.1.5, 2018/04/24 18:39:26
|
version 1.1.1.6, 2018/04/24 19:29:19
|
Line 24
|
Line 24
|
struct omap_lcd_panel_s { |
struct omap_lcd_panel_s { |
qemu_irq irq; |
qemu_irq irq; |
DisplayState *state; |
DisplayState *state; |
ram_addr_t imif_base; |
|
ram_addr_t emiff_base; |
|
|
|
int plm; |
int plm; |
int tft; |
int tft; |
Line 436 void omap_lcdc_reset(struct omap_lcd_pan
|
Line 434 void omap_lcdc_reset(struct omap_lcd_pan
|
} |
} |
|
|
struct omap_lcd_panel_s *omap_lcdc_init(target_phys_addr_t base, qemu_irq irq, |
struct omap_lcd_panel_s *omap_lcdc_init(target_phys_addr_t base, qemu_irq irq, |
struct omap_dma_lcd_channel_s *dma, |
struct omap_dma_lcd_channel_s *dma, omap_clk clk) |
ram_addr_t imif_base, ram_addr_t emiff_base, omap_clk clk) |
|
{ |
{ |
int iomemtype; |
int iomemtype; |
struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) |
struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) |
qemu_mallocz(sizeof(struct omap_lcd_panel_s)); |
g_malloc0(sizeof(struct omap_lcd_panel_s)); |
|
|
s->irq = irq; |
s->irq = irq; |
s->dma = dma; |
s->dma = dma; |
s->imif_base = imif_base; |
|
s->emiff_base = emiff_base; |
|
omap_lcdc_reset(s); |
omap_lcdc_reset(s); |
|
|
iomemtype = cpu_register_io_memory(omap_lcdc_readfn, |
iomemtype = cpu_register_io_memory(omap_lcdc_readfn, |