![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to omap_sx1.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / hw|
Return to omap_sx1.c CVS log | Up to [Qemu by Fabrice Bellard] / qemu / hw |
1.1 root 1: /* omap_sx1.c Support for the Siemens SX1 smartphone emulation.
2: *
3: * Copyright (C) 2008
4: * Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
5: * Copyright (C) 2007 Vladimir Ananiev <[email protected]>
6: *
7: * based on PalmOne's (TM) PDAs support (palm.c)
8: */
9:
10: /*
11: * PalmOne's (TM) PDAs.
12: *
13: * Copyright (C) 2006-2007 Andrzej Zaborowski <[email protected]>
14: *
15: * This program is free software; you can redistribute it and/or
16: * modify it under the terms of the GNU General Public License as
17: * published by the Free Software Foundation; either version 2 of
18: * the License, or (at your option) any later version.
19: *
20: * This program is distributed in the hope that it will be useful,
21: * but WITHOUT ANY WARRANTY; without even the implied warranty of
22: * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23: * GNU General Public License for more details.
24: *
25: * You should have received a copy of the GNU General Public License along
1.1.1.2 root 26: * with this program; if not, see <http://www.gnu.org/licenses/>.
1.1 root 27: */
28: #include "hw.h"
29: #include "sysemu.h"
30: #include "console.h"
31: #include "omap.h"
32: #include "boards.h"
33: #include "arm-misc.h"
34: #include "flash.h"
1.1.1.5 ! root 35: #include "blockdev.h"
1.1 root 36:
37: /*****************************************************************************/
38: /* Siemens SX1 Cellphone V1 */
39: /* - ARM OMAP310 processor
40: * - SRAM 192 kB
41: * - SDRAM 32 MB at 0x10000000
42: * - Boot flash 16 MB at 0x00000000
43: * - Application flash 8 MB at 0x04000000
44: * - 3 serial ports
45: * - 1 SecureDigital
46: * - 1 LCD display
47: * - 1 RTC
48: */
49:
50: /*****************************************************************************/
51: /* Siemens SX1 Cellphone V2 */
52: /* - ARM OMAP310 processor
53: * - SRAM 192 kB
54: * - SDRAM 32 MB at 0x10000000
55: * - Boot flash 32 MB at 0x00000000
56: * - 3 serial ports
57: * - 1 SecureDigital
58: * - 1 LCD display
59: * - 1 RTC
60: */
61:
62: static uint32_t static_readb(void *opaque, target_phys_addr_t offset)
63: {
64: uint32_t *val = (uint32_t *) opaque;
65:
66: return *val >> ((offset & 3) << 3);
67: }
68:
69: static uint32_t static_readh(void *opaque, target_phys_addr_t offset)
70: {
71: uint32_t *val = (uint32_t *) opaque;
72:
73: return *val >> ((offset & 1) << 3);
74: }
75:
76: static uint32_t static_readw(void *opaque, target_phys_addr_t offset)
77: {
78: uint32_t *val = (uint32_t *) opaque;
79:
80: return *val >> ((offset & 0) << 3);
81: }
82:
83: static void static_write(void *opaque, target_phys_addr_t offset,
84: uint32_t value)
85: {
86: #ifdef SPY
87: printf("%s: value %08lx written at " PA_FMT "\n",
88: __FUNCTION__, value, offset);
89: #endif
90: }
91:
1.1.1.3 root 92: static CPUReadMemoryFunc * const static_readfn[] = {
1.1 root 93: static_readb,
94: static_readh,
95: static_readw,
96: };
97:
1.1.1.3 root 98: static CPUWriteMemoryFunc * const static_writefn[] = {
1.1 root 99: static_write,
100: static_write,
101: static_write,
102: };
103:
104: #define sdram_size 0x02000000
105: #define sector_size (128 * 1024)
106: #define flash0_size (16 * 1024 * 1024)
107: #define flash1_size ( 8 * 1024 * 1024)
108: #define flash2_size (32 * 1024 * 1024)
109: #define total_ram_v1 (sdram_size + flash0_size + flash1_size + OMAP15XX_SRAM_SIZE)
110: #define total_ram_v2 (sdram_size + flash2_size + OMAP15XX_SRAM_SIZE)
111:
112: static struct arm_boot_info sx1_binfo = {
113: .loader_start = OMAP_EMIFF_BASE,
114: .ram_size = sdram_size,
115: .board_id = 0x265,
116: };
117:
1.1.1.2 root 118: static void sx1_init(ram_addr_t ram_size,
1.1 root 119: const char *boot_device,
120: const char *kernel_filename, const char *kernel_cmdline,
121: const char *initrd_filename, const char *cpu_model,
122: const int version)
123: {
124: struct omap_mpu_state_s *cpu;
125: int io;
126: static uint32_t cs0val = 0x00213090;
127: static uint32_t cs1val = 0x00215070;
128: static uint32_t cs2val = 0x00001139;
129: static uint32_t cs3val = 0x00001139;
1.1.1.3 root 130: DriveInfo *dinfo;
1.1 root 131: int fl_idx;
132: uint32_t flash_size = flash0_size;
1.1.1.4 root 133: int be;
1.1 root 134:
135: if (version == 2) {
136: flash_size = flash2_size;
137: }
138:
139: cpu = omap310_mpu_init(sx1_binfo.ram_size, cpu_model);
140:
141: /* External Flash (EMIFS) */
142: cpu_register_physical_memory(OMAP_CS0_BASE, flash_size,
1.1.1.4 root 143: qemu_ram_alloc(NULL, "omap_sx1.flash0-0",
144: flash_size) | IO_MEM_ROM);
1.1 root 145:
1.1.1.5 ! root 146: io = cpu_register_io_memory(static_readfn, static_writefn, &cs0val,
! 147: DEVICE_NATIVE_ENDIAN);
1.1 root 148: cpu_register_physical_memory(OMAP_CS0_BASE + flash_size,
149: OMAP_CS0_SIZE - flash_size, io);
1.1.1.5 ! root 150: io = cpu_register_io_memory(static_readfn, static_writefn, &cs2val,
! 151: DEVICE_NATIVE_ENDIAN);
1.1 root 152: cpu_register_physical_memory(OMAP_CS2_BASE, OMAP_CS2_SIZE, io);
1.1.1.5 ! root 153: io = cpu_register_io_memory(static_readfn, static_writefn, &cs3val,
! 154: DEVICE_NATIVE_ENDIAN);
1.1 root 155: cpu_register_physical_memory(OMAP_CS3_BASE, OMAP_CS3_SIZE, io);
156:
157: fl_idx = 0;
1.1.1.4 root 158: #ifdef TARGET_WORDS_BIGENDIAN
159: be = 1;
160: #else
161: be = 0;
162: #endif
1.1 root 163:
1.1.1.3 root 164: if ((dinfo = drive_get(IF_PFLASH, 0, fl_idx)) != NULL) {
1.1.1.4 root 165: if (!pflash_cfi01_register(OMAP_CS0_BASE, qemu_ram_alloc(NULL,
166: "omap_sx1.flash0-1", flash_size),
167: dinfo->bdrv, sector_size,
168: flash_size / sector_size,
169: 4, 0, 0, 0, 0, be)) {
1.1 root 170: fprintf(stderr, "qemu: Error registering flash memory %d.\n",
171: fl_idx);
172: }
173: fl_idx++;
174: }
175:
176: if ((version == 1) &&
1.1.1.3 root 177: (dinfo = drive_get(IF_PFLASH, 0, fl_idx)) != NULL) {
1.1 root 178: cpu_register_physical_memory(OMAP_CS1_BASE, flash1_size,
1.1.1.4 root 179: qemu_ram_alloc(NULL, "omap_sx1.flash1-0",
180: flash1_size) | IO_MEM_ROM);
1.1.1.5 ! root 181: io = cpu_register_io_memory(static_readfn, static_writefn, &cs1val,
! 182: DEVICE_NATIVE_ENDIAN);
1.1 root 183: cpu_register_physical_memory(OMAP_CS1_BASE + flash1_size,
184: OMAP_CS1_SIZE - flash1_size, io);
185:
1.1.1.4 root 186: if (!pflash_cfi01_register(OMAP_CS1_BASE, qemu_ram_alloc(NULL,
187: "omap_sx1.flash1-1", flash1_size),
188: dinfo->bdrv, sector_size,
189: flash1_size / sector_size,
190: 4, 0, 0, 0, 0, be)) {
1.1 root 191: fprintf(stderr, "qemu: Error registering flash memory %d.\n",
192: fl_idx);
193: }
194: fl_idx++;
195: } else {
1.1.1.5 ! root 196: io = cpu_register_io_memory(static_readfn, static_writefn, &cs1val,
! 197: DEVICE_NATIVE_ENDIAN);
1.1 root 198: cpu_register_physical_memory(OMAP_CS1_BASE, OMAP_CS1_SIZE, io);
199: }
200:
201: if (!kernel_filename && !fl_idx) {
202: fprintf(stderr, "Kernel or Flash image must be specified\n");
203: exit(1);
204: }
205:
206: /* Load the kernel. */
207: if (kernel_filename) {
208: sx1_binfo.kernel_filename = kernel_filename;
209: sx1_binfo.kernel_cmdline = kernel_cmdline;
210: sx1_binfo.initrd_filename = initrd_filename;
211: arm_load_kernel(cpu->env, &sx1_binfo);
212: }
213:
214: /* TODO: fix next line */
215: //~ qemu_console_resize(ds, 640, 480);
216: }
217:
1.1.1.2 root 218: static void sx1_init_v1(ram_addr_t ram_size,
1.1 root 219: const char *boot_device,
220: const char *kernel_filename, const char *kernel_cmdline,
221: const char *initrd_filename, const char *cpu_model)
222: {
1.1.1.2 root 223: sx1_init(ram_size, boot_device, kernel_filename,
1.1 root 224: kernel_cmdline, initrd_filename, cpu_model, 1);
225: }
226:
1.1.1.2 root 227: static void sx1_init_v2(ram_addr_t ram_size,
1.1 root 228: const char *boot_device,
229: const char *kernel_filename, const char *kernel_cmdline,
230: const char *initrd_filename, const char *cpu_model)
231: {
1.1.1.2 root 232: sx1_init(ram_size, boot_device, kernel_filename,
1.1 root 233: kernel_cmdline, initrd_filename, cpu_model, 2);
234: }
235:
1.1.1.2 root 236: static QEMUMachine sx1_machine_v2 = {
1.1 root 237: .name = "sx1",
238: .desc = "Siemens SX1 (OMAP310) V2",
239: .init = sx1_init_v2,
240: };
241:
1.1.1.2 root 242: static QEMUMachine sx1_machine_v1 = {
1.1 root 243: .name = "sx1-v1",
244: .desc = "Siemens SX1 (OMAP310) V1",
245: .init = sx1_init_v1,
246: };
1.1.1.2 root 247:
248: static void sx1_machine_init(void)
249: {
250: qemu_register_machine(&sx1_machine_v2);
251: qemu_register_machine(&sx1_machine_v1);
252: }
253:
254: machine_init(sx1_machine_init);
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.