Diff for /qemu/hw/ppc.h between versions 1.1.1.4 and 1.1.1.5

version 1.1.1.4, 2018/04/24 18:28:06 version 1.1.1.5, 2018/04/24 18:37:20
Line 19  int ppc_dcr_init (CPUState *env, int (*d Line 19  int ppc_dcr_init (CPUState *env, int (*d
                   int (*dcr_write_error)(int dcrn));                    int (*dcr_write_error)(int dcrn));
 int ppc_dcr_register (CPUState *env, int dcrn, void *opaque,  int ppc_dcr_register (CPUState *env, int dcrn, void *opaque,
                       dcr_read_cb drc_read, dcr_write_cb dcr_write);                        dcr_read_cb drc_read, dcr_write_cb dcr_write);
 clk_setup_cb ppc_emb_timers_init (CPUState *env, uint32_t freq);  clk_setup_cb ppc_emb_timers_init (CPUState *env, uint32_t freq,
                                     unsigned int decr_excp);
   
 /* Embedded PowerPC reset */  /* Embedded PowerPC reset */
 void ppc40x_core_reset (CPUState *env);  void ppc40x_core_reset (CPUState *env);
 void ppc40x_chip_reset (CPUState *env);  void ppc40x_chip_reset (CPUState *env);
Line 47  enum { Line 49  enum {
 #define FW_CFG_PPC_HEIGHT       (FW_CFG_ARCH_LOCAL + 0x01)  #define FW_CFG_PPC_HEIGHT       (FW_CFG_ARCH_LOCAL + 0x01)
 #define FW_CFG_PPC_DEPTH        (FW_CFG_ARCH_LOCAL + 0x02)  #define FW_CFG_PPC_DEPTH        (FW_CFG_ARCH_LOCAL + 0x02)
 #define FW_CFG_PPC_TBFREQ       (FW_CFG_ARCH_LOCAL + 0x03)  #define FW_CFG_PPC_TBFREQ       (FW_CFG_ARCH_LOCAL + 0x03)
   #define FW_CFG_PPC_IS_KVM       (FW_CFG_ARCH_LOCAL + 0x05)
   #define FW_CFG_PPC_KVM_HC       (FW_CFG_ARCH_LOCAL + 0x06)
   #define FW_CFG_PPC_KVM_PID      (FW_CFG_ARCH_LOCAL + 0x07)
   
 #define PPC_SERIAL_MM_BAUDBASE 399193  #define PPC_SERIAL_MM_BAUDBASE 399193

Removed from v.1.1.1.4  
changed lines
  Added in v.1.1.1.5


unix.superglobalmegacorp.com