![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to petalogix-ml605.dtb CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / pc-bios|
Return to petalogix-ml605.dtb CVS log | Up to [Qemu by Fabrice Bellard] / qemu / pc-bios |
qemu 0.15.1
�
�� &� 8 ` ( � ( xlnx,microblaze &edk131 memory@50000000 ,memory 8P aliases </axi@0/axi-ethernet@82780000 F/axi@0/serial@83e00000 chosen N console=ttyS0,115200 W/axi@0/serial@83e00000 cpus i cpu@0 o �� xlnx,microblaze-8.10.a P �_��� � � ,cpu �P �_��� � � µblaze,8.10.a 8 �� ' < Q e � � � � � � � � " ? U j ~ � � � � � /virtex6 ; O b �� l � � � � � � � $ 9 M a u
�microblaze_0 � � � � � ) ? Z u � � � � � � � � ! > N [ l � � � � � � � � axi@0 ( xlnx,axi-interconnect-1.02.a simple-bus * axi-ethernet@82780000 1 2 xlnx,axi-ethernet-2.01.a xlnx,axi-ethernet-1.00.a ,network E V a
5 " s 8�x ~ � � � � �0B00001 � � � � % 1 < M ] n mdio phy@7 marvell,88e1111
,ethernet-phy 8 x ~ axi-dma@84600000 xlnx,axi-dma-3.00.a E V 8�` � � /virtex6 � � � � � 0 K i ~ x ~ serial@83e00000 o�� = xlnx,axi-uart16550-1.01.a xlnx,xps-uart16550-2.00.a ns16550a � %� ,serial E V 8�� � � �}x@ /virtex6 � �
& system-timer@83c00000 o�� , xlnx,axi-timer-1.01.a xlnx,xps-timer-1.00.a E V 8��
: /virtex6
K
\
m
�
� interrupt-controller@81800000
� * xlnx,axi-intc-1.01.a xlnx,xps-intc-1.00.a
� 8��
�
� x ~ flash@86000000
� xlnx,axi-emc-1.01.a cfi-flash 8�
� ' /virtex6 6 X z � � � � � � ( 7 G Z q � � � � � �
AXI4LITE
,
F
`axi4
x
�
�
�
� ��
� :�
� :� :� $ �� 8 :� L :� ` :� t �� � X � X � X � X � X � X X �� ( < P d a� z a� � a� � a� � 2� � :� � :� � :� p .� ( .� : .� L .� _ .� r .� � .� partition@0x00000000 �fpga 8 partition@0x00100000 �boot 8 partition@0x00140000 �bootenv 8 partition@0x00160000 �config 8 partition@0x00180000 �image 8 � partition@0x00b80000 �spare 8 � #address-cells #size-cells compatible model device_type reg ethernet0 serial0 bootargs linux,stdout-path #cpus clock-frequency d-cache-baseaddr d-cache-highaddr d-cache-line-size d-cache-size i-cache-baseaddr i-cache-highaddr i-cache-line-size i-cache-size timebase-frequency xlnx,addr-tag-bits xlnx,allow-dcache-wr xlnx,allow-icache-wr xlnx,area-optimized xlnx,branch-target-cache-size xlnx,cache-byte-size xlnx,d-axi xlnx,d-lmb xlnx,d-plb xlnx,data-size xlnx,dcache-addr-tag xlnx,dcache-always-used xlnx,dcache-byte-size xlnx,dcache-data-width xlnx,dcache-force-tag-lutram xlnx,dcache-interface xlnx,dcache-line-len xlnx,dcache-use-fsl xlnx,dcache-use-writeback xlnx,dcache-victims xlnx,debug-enabled xlnx,div-zero-exception xlnx,dynamic-bus-sizing xlnx,ecc-use-ce-exception xlnx,edge-is-positive xlnx,endianness xlnx,family xlnx,fault-tolerant xlnx,fpu-exception xlnx,freq xlnx,fsl-data-size xlnx,fsl-exception xlnx,fsl-links xlnx,i-axi xlnx,i-lmb xlnx,i-plb xlnx,icache-always-used xlnx,icache-data-width xlnx,icache-force-tag-lutram xlnx,icache-interface xlnx,icache-line-len xlnx,icache-streams xlnx,icache-use-fsl xlnx,icache-victims xlnx,ill-opcode-exception xlnx,instance xlnx,interconnect xlnx,interrupt-is-edge xlnx,mmu-dtlb-size xlnx,mmu-itlb-size xlnx,mmu-privileged-instr xlnx,mmu-tlb-access xlnx,mmu-zones xlnx,number-of-pc-brk xlnx,number-of-rd-addr-brk xlnx,number-of-wr-addr-brk xlnx,opcode-0x0-illegal xlnx,optimization xlnx,pvr xlnx,pvr-user1 xlnx,pvr-user2 xlnx,reset-msr xlnx,sco xlnx,stream-interconnect xlnx,unaligned-exceptions xlnx,use-barrel xlnx,use-branch-target-cache xlnx,use-dcache xlnx,use-div xlnx,use-ext-brk xlnx,use-ext-nm-brk xlnx,use-extended-fsl-instr xlnx,use-fpu xlnx,use-hw-mul xlnx,use-icache xlnx,use-interrupt xlnx,use-mmu xlnx,use-msr-instr xlnx,use-pcmp-instr xlnx,use-stack-protection ranges axistream-connected interrupt-parent interrupts local-mac-address phy-handle xlnx,avb xlnx,halfdup xlnx,include-io xlnx,mcast-extend xlnx,phy-type xlnx,phyaddr xlnx,rxcsum xlnx,rxmem xlnx,rxvlan-strp xlnx,rxvlan-tag xlnx,rxvlan-tran xlnx,stats xlnx,txcsum xlnx,txmem xlnx,txvlan-strp xlnx,txvlan-tag xlnx,txvlan-tran xlnx,type linux,phandle xlnx,dlytmr-resolution xlnx,include-mm2s xlnx,include-mm2s-dre xlnx,include-s2mm xlnx,include-s2mm-dre xlnx,mm2s-burst-size xlnx,prmry-is-aclk-async xlnx,s2mm-burst-size xlnx,sg-include-desc-queue xlnx,sg-include-stscntrl-strm xlnx,sg-length-width xlnx,sg-use-stsapp-length current-speed reg-offset reg-shift xlnx,external-xin-clk-hz xlnx,has-external-rclk xlnx,has-external-xin xlnx,is-a-16550 xlnx,use-modem-ports xlnx,use-user-ports xlnx,count-width xlnx,gen0-assert xlnx,gen1-assert xlnx,one-timer-only xlnx,trig0-assert xlnx,trig1-assert #interrupt-cells interrupt-controller xlnx,kind-of-intr xlnx,num-intr-inputs bank-width xlnx,axi-clk-period-ps xlnx,include-datawidth-matching-0 xlnx,include-datawidth-matching-1 xlnx,include-datawidth-matching-2 xlnx,include-datawidth-matching-3 xlnx,include-negedge-ioregs xlnx,max-mem-width xlnx,mem0-type xlnx,mem0-width xlnx,mem1-type xlnx,mem1-width xlnx,mem2-type xlnx,mem2-width xlnx,mem3-type xlnx,mem3-width xlnx,num-banks-mem xlnx,parity-type-mem-0 xlnx,parity-type-mem-1 xlnx,parity-type-mem-2 xlnx,parity-type-mem-3 xlnx,s-axi-en-reg xlnx,s-axi-mem-addr-width xlnx,s-axi-mem-data-width xlnx,s-axi-mem-id-width xlnx,s-axi-mem-protocol xlnx,s-axi-reg-addr-width xlnx,s-axi-reg-data-width xlnx,s-axi-reg-protocol xlnx,synch-pipedelay-0 xlnx,synch-pipedelay-1 xlnx,synch-pipedelay-2 xlnx,synch-pipedelay-3 xlnx,tavdv-ps-mem-0 xlnx,tavdv-ps-mem-1 xlnx,tavdv-ps-mem-2 xlnx,tavdv-ps-mem-3 xlnx,tcedv-ps-mem-0 xlnx,tcedv-ps-mem-1 xlnx,tcedv-ps-mem-2 xlnx,tcedv-ps-mem-3 xlnx,thzce-ps-mem-0 xlnx,thzce-ps-mem-1 xlnx,thzce-ps-mem-2 xlnx,thzce-ps-mem-3 xlnx,thzoe-ps-mem-0 xlnx,thzoe-ps-mem-1 xlnx,thzoe-ps-mem-2 xlnx,thzoe-ps-mem-3 xlnx,tlzwe-ps-mem-0 xlnx,tlzwe-ps-mem-1 xlnx,tlzwe-ps-mem-2 xlnx,tlzwe-ps-mem-3 xlnx,tpacc-ps-flash-0 xlnx,tpacc-ps-flash-1 xlnx,tpacc-ps-flash-2 xlnx,tpacc-ps-flash-3 xlnx,twc-ps-mem-0 xlnx,twc-ps-mem-1 xlnx,twc-ps-mem-2 xlnx,twc-ps-mem-3 xlnx,twp-ps-mem-0 xlnx,twp-ps-mem-1 xlnx,twp-ps-mem-2 xlnx,twp-ps-mem-3 xlnx,twph-ps-mem-0 xlnx,twph-ps-mem-1 xlnx,twph-ps-mem-2 xlnx,twph-ps-mem-3 label
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.