![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to petalogix-s3adsp1800.dtb CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / pc-bios|
Return to petalogix-s3adsp1800.dtb CVS log | Up to [Qemu by Fabrice Bellard] / qemu / pc-bios |
qemu 0.11.0
�
�� C 8 ( 3 � xlnx,microblaze &testing memory@90000000 ,memory 8� chosen <console=ttyUL0,115200 E/plb@0/serial@84000000 cpus W cpu@0 ]��� xlnx,microblaze-7.10.d m� ~���� � � ,cpu �� ����� � � µblaze,7.10.d 8 ���� * ? S h s ~ � � � � � � / G _
uspartan3adsp � � � � � � � � +
Emicroblaze_0 S e | � � � � � � ) A J Y h w � � � � � � � % 5 H U h plb@0 xlnx,plb-v46-1.03.a simple-bus | ethernet@81000000 xlnx,xps-ethernetlite-2.00.b ,network � � � 8� �
uspartan3adsp � � flash@a0000000 � " xlnx,xps-mch-emc-2.00.a cfi-flash 8�
uspartan3adsp � 0 R t � � � � � >� � - @ Z t � � � � � / ? O _ o � � � � � � � 0 G p [ :� o :� � :� � p � :� � :� � :� � a� � X
X
# X
7 a�
K X
_ X
s X
� �
�
�
�
� p
� :�
� :�
:� �� 1 .� C .� U .� g z � � � � � � gpio@81400000 xlnx,xps-gpio-1.00.a � � 8�@ % 7
uspartan3adsp K [ r � � ����� ����� serial@84000000 ]��� xlnx,xps-uartlite-1.00.a � � ,serial � � � 8� � � �
uspartan3adsp �
debug@84400000 xlnx,mdm-1.00.d 8�@
uspartan3adsp S
(
:
J
X mpmc@90000000 xlnx,mpmc-4.03.a interrupt-controller@81800000
m xlnx,xps-intc-1.00.a
~ 8��
�
�
� timer@83c00000 xlnx,xps-timer-1.00.a � � 8��
�
uspartan3adsp
�
�
� ! #address-cells #size-cells compatible model device_type reg bootargs linux,stdout-path #cpus clock-frequency d-cache-baseaddr d-cache-highaddr d-cache-line-size d-cache-size i-cache-baseaddr i-cache-highaddr i-cache-line-size i-cache-size timebase-frequency xlnx,addr-tag-bits xlnx,allow-dcache-wr xlnx,allow-icache-wr xlnx,area-optimized xlnx,cache-byte-size xlnx,d-lmb xlnx,d-opb xlnx,d-plb xlnx,data-size xlnx,dcache-addr-tag xlnx,dcache-always-used xlnx,dcache-byte-size xlnx,dcache-line-len xlnx,dcache-use-fsl xlnx,debug-enabled xlnx,div-zero-exception xlnx,dopb-bus-exception xlnx,dynamic-bus-sizing xlnx,edge-is-positive xlnx,family xlnx,fpu-exception xlnx,fsl-data-size xlnx,fsl-exception xlnx,fsl-links xlnx,i-lmb xlnx,i-opb xlnx,i-plb xlnx,icache-always-used xlnx,icache-line-len xlnx,icache-use-fsl xlnx,ill-opcode-exception xlnx,instance xlnx,interconnect xlnx,interrupt-is-edge xlnx,iopb-bus-exception xlnx,mmu-dtlb-size xlnx,mmu-itlb-size xlnx,mmu-tlb-access xlnx,mmu-zones xlnx,number-of-pc-brk xlnx,number-of-rd-addr-brk xlnx,number-of-wr-addr-brk xlnx,opcode-0x0-illegal xlnx,pvr xlnx,pvr-user1 xlnx,pvr-user2 xlnx,reset-msr xlnx,sco xlnx,unaligned-exceptions xlnx,use-barrel xlnx,use-dcache xlnx,use-div xlnx,use-ext-brk xlnx,use-ext-nm-brk xlnx,use-extended-fsl-instr xlnx,use-fpu xlnx,use-hw-mul xlnx,use-icache xlnx,use-interrupt xlnx,use-mmu xlnx,use-msr-instr xlnx,use-pcmp-instr ranges interrupt-parent interrupts local-mac-address xlnx,duplex xlnx,rx-ping-pong xlnx,tx-ping-pong bank-width xlnx,include-datawidth-matching-0 xlnx,include-datawidth-matching-1 xlnx,include-datawidth-matching-2 xlnx,include-datawidth-matching-3 xlnx,include-negedge-ioregs xlnx,include-plb-ipif xlnx,include-wrbuf xlnx,max-mem-width xlnx,mch-native-dwidth xlnx,mch-plb-clk-period-ps xlnx,mch-splb-awidth xlnx,mch0-accessbuf-depth xlnx,mch0-protocol xlnx,mch0-rddatabuf-depth xlnx,mch1-accessbuf-depth xlnx,mch1-protocol xlnx,mch1-rddatabuf-depth xlnx,mch2-accessbuf-depth xlnx,mch2-protocol xlnx,mch2-rddatabuf-depth xlnx,mch3-accessbuf-depth xlnx,mch3-protocol xlnx,mch3-rddatabuf-depth xlnx,mem0-width xlnx,mem1-width xlnx,mem2-width xlnx,mem3-width xlnx,num-banks-mem xlnx,num-channels xlnx,priority-mode xlnx,synch-mem-0 xlnx,synch-mem-1 xlnx,synch-mem-2 xlnx,synch-mem-3 xlnx,synch-pipedelay-0 xlnx,synch-pipedelay-1 xlnx,synch-pipedelay-2 xlnx,synch-pipedelay-3 xlnx,tavdv-ps-mem-0 xlnx,tavdv-ps-mem-1 xlnx,tavdv-ps-mem-2 xlnx,tavdv-ps-mem-3 xlnx,tcedv-ps-mem-0 xlnx,tcedv-ps-mem-1 xlnx,tcedv-ps-mem-2 xlnx,tcedv-ps-mem-3 xlnx,thzce-ps-mem-0 xlnx,thzce-ps-mem-1 xlnx,thzce-ps-mem-2 xlnx,thzce-ps-mem-3 xlnx,thzoe-ps-mem-0 xlnx,thzoe-ps-mem-1 xlnx,thzoe-ps-mem-2 xlnx,thzoe-ps-mem-3 xlnx,tlzwe-ps-mem-0 xlnx,tlzwe-ps-mem-1 xlnx,tlzwe-ps-mem-2 xlnx,tlzwe-ps-mem-3 xlnx,twc-ps-mem-0 xlnx,twc-ps-mem-1 xlnx,twc-ps-mem-2 xlnx,twc-ps-mem-3 xlnx,twp-ps-mem-0 xlnx,twp-ps-mem-1 xlnx,twp-ps-mem-2 xlnx,twp-ps-mem-3 xlnx,xcl0-linesize xlnx,xcl0-writexfer xlnx,xcl1-linesize xlnx,xcl1-writexfer xlnx,xcl2-linesize xlnx,xcl2-writexfer xlnx,xcl3-linesize xlnx,xcl3-writexfer xlnx,all-inputs xlnx,all-inputs-2 xlnx,dout-default xlnx,dout-default-2 xlnx,gpio-width xlnx,interrupt-present xlnx,is-bidir xlnx,is-bidir-2 xlnx,is-dual xlnx,tri-default xlnx,tri-default-2 current-speed port-number xlnx,baudrate xlnx,data-bits xlnx,odd-parity xlnx,use-parity xlnx,jtag-chain xlnx,mb-dbg-ports xlnx,uart-width xlnx,use-uart xlnx,write-fsl-ports #interrupt-cells interrupt-controller xlnx,kind-of-intr xlnx,num-intr-inputs linux,phandle xlnx,count-width xlnx,gen0-assert xlnx,gen1-assert xlnx,one-timer-only xlnx,trig0-assert xlnx,trig1-assert
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.