![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to pci_regs.h CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / roms / seabios / src|
Return to pci_regs.h CVS log | Up to [Qemu by Fabrice Bellard] / qemu / roms / seabios / src |
1.1 ! root 1: /* ! 2: * pci_regs.h ! 3: * ! 4: * PCI standard defines ! 5: * Copyright 1994, Drew Eckhardt ! 6: * Copyright 1997--1999 Martin Mares <[email protected]> ! 7: * ! 8: * For more information, please consult the following manuals (look at ! 9: * http://www.pcisig.com/ for how to get them): ! 10: * ! 11: * PCI BIOS Specification ! 12: * PCI Local Bus Specification ! 13: * PCI to PCI Bridge Specification ! 14: * PCI System Design Guide ! 15: * ! 16: * For hypertransport information, please consult the following manuals ! 17: * from http://www.hypertransport.org ! 18: * ! 19: * The Hypertransport I/O Link Specification ! 20: */ ! 21: ! 22: #ifndef LINUX_PCI_REGS_H ! 23: #define LINUX_PCI_REGS_H ! 24: ! 25: /* ! 26: * Under PCI, each device has 256 bytes of configuration address space, ! 27: * of which the first 64 bytes are standardized as follows: ! 28: */ ! 29: #define PCI_VENDOR_ID 0x00 /* 16 bits */ ! 30: #define PCI_DEVICE_ID 0x02 /* 16 bits */ ! 31: #define PCI_COMMAND 0x04 /* 16 bits */ ! 32: #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ ! 33: #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ ! 34: #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ ! 35: #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ ! 36: #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ ! 37: #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ ! 38: #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ ! 39: #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ ! 40: #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ ! 41: #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ ! 42: #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */ ! 43: ! 44: #define PCI_STATUS 0x06 /* 16 bits */ ! 45: #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ ! 46: #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ ! 47: #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ ! 48: #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ ! 49: #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ ! 50: #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ ! 51: #define PCI_STATUS_DEVSEL_FAST 0x000 ! 52: #define PCI_STATUS_DEVSEL_MEDIUM 0x200 ! 53: #define PCI_STATUS_DEVSEL_SLOW 0x400 ! 54: #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ ! 55: #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ ! 56: #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ ! 57: #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ ! 58: #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ ! 59: ! 60: #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ ! 61: #define PCI_REVISION_ID 0x08 /* Revision ID */ ! 62: #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ ! 63: #define PCI_CLASS_DEVICE 0x0a /* Device class */ ! 64: ! 65: #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ ! 66: #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ ! 67: #define PCI_HEADER_TYPE 0x0e /* 8 bits */ ! 68: #define PCI_HEADER_TYPE_NORMAL 0 ! 69: #define PCI_HEADER_TYPE_BRIDGE 1 ! 70: #define PCI_HEADER_TYPE_CARDBUS 2 ! 71: ! 72: #define PCI_BIST 0x0f /* 8 bits */ ! 73: #define PCI_BIST_CODE_MASK 0x0f /* Return result */ ! 74: #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ ! 75: #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ ! 76: ! 77: /* ! 78: * Base addresses specify locations in memory or I/O space. ! 79: * Decoded size can be determined by writing a value of ! 80: * 0xffffffff to the register, and reading it back. Only ! 81: * 1 bits are decoded. ! 82: */ ! 83: #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ ! 84: #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ ! 85: #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ ! 86: #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ ! 87: #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ ! 88: #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ ! 89: #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ ! 90: #define PCI_BASE_ADDRESS_SPACE_IO 0x01 ! 91: #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 ! 92: #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 ! 93: #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ ! 94: #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ ! 95: #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ ! 96: #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ ! 97: #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) ! 98: #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) ! 99: /* bit 1 is reserved if address_space = 1 */ ! 100: ! 101: /* Header type 0 (normal devices) */ ! 102: #define PCI_CARDBUS_CIS 0x28 ! 103: #define PCI_SUBSYSTEM_VENDOR_ID 0x2c ! 104: #define PCI_SUBSYSTEM_ID 0x2e ! 105: #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ ! 106: #define PCI_ROM_ADDRESS_ENABLE 0x01 ! 107: #define PCI_ROM_ADDRESS_MASK (~0x7ffUL) ! 108: ! 109: #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ ! 110: ! 111: /* 0x35-0x3b are reserved */ ! 112: #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ ! 113: #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ ! 114: #define PCI_MIN_GNT 0x3e /* 8 bits */ ! 115: #define PCI_MAX_LAT 0x3f /* 8 bits */ ! 116: ! 117: /* Header type 1 (PCI-to-PCI bridges) */ ! 118: #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ ! 119: #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ ! 120: #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ ! 121: #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */ ! 122: #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ ! 123: #define PCI_IO_LIMIT 0x1d ! 124: #define PCI_IO_RANGE_TYPE_MASK 0x0fUL /* I/O bridging type */ ! 125: #define PCI_IO_RANGE_TYPE_16 0x00 ! 126: #define PCI_IO_RANGE_TYPE_32 0x01 ! 127: #define PCI_IO_RANGE_MASK (~0x0fUL) ! 128: #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ ! 129: #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ ! 130: #define PCI_MEMORY_LIMIT 0x22 ! 131: #define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL ! 132: #define PCI_MEMORY_RANGE_MASK (~0x0fUL) ! 133: #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ ! 134: #define PCI_PREF_MEMORY_LIMIT 0x26 ! 135: #define PCI_PREF_RANGE_TYPE_MASK 0x0fUL ! 136: #define PCI_PREF_RANGE_TYPE_32 0x00 ! 137: #define PCI_PREF_RANGE_TYPE_64 0x01 ! 138: #define PCI_PREF_RANGE_MASK (~0x0fUL) ! 139: #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ ! 140: #define PCI_PREF_LIMIT_UPPER32 0x2c ! 141: #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ ! 142: #define PCI_IO_LIMIT_UPPER16 0x32 ! 143: /* 0x34 same as for htype 0 */ ! 144: /* 0x35-0x3b is reserved */ ! 145: #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ ! 146: /* 0x3c-0x3d are same as for htype 0 */ ! 147: #define PCI_BRIDGE_CONTROL 0x3e ! 148: #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */ ! 149: #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */ ! 150: #define PCI_BRIDGE_CTL_ISA 0x04 /* Enable ISA mode */ ! 151: #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */ ! 152: #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */ ! 153: #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ ! 154: #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */ ! 155: ! 156: /* Header type 2 (CardBus bridges) */ ! 157: #define PCI_CB_CAPABILITY_LIST 0x14 ! 158: /* 0x15 reserved */ ! 159: #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */ ! 160: #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */ ! 161: #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */ ! 162: #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */ ! 163: #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */ ! 164: #define PCI_CB_MEMORY_BASE_0 0x1c ! 165: #define PCI_CB_MEMORY_LIMIT_0 0x20 ! 166: #define PCI_CB_MEMORY_BASE_1 0x24 ! 167: #define PCI_CB_MEMORY_LIMIT_1 0x28 ! 168: #define PCI_CB_IO_BASE_0 0x2c ! 169: #define PCI_CB_IO_BASE_0_HI 0x2e ! 170: #define PCI_CB_IO_LIMIT_0 0x30 ! 171: #define PCI_CB_IO_LIMIT_0_HI 0x32 ! 172: #define PCI_CB_IO_BASE_1 0x34 ! 173: #define PCI_CB_IO_BASE_1_HI 0x36 ! 174: #define PCI_CB_IO_LIMIT_1 0x38 ! 175: #define PCI_CB_IO_LIMIT_1_HI 0x3a ! 176: #define PCI_CB_IO_RANGE_MASK (~0x03UL) ! 177: /* 0x3c-0x3d are same as for htype 0 */ ! 178: #define PCI_CB_BRIDGE_CONTROL 0x3e ! 179: #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */ ! 180: #define PCI_CB_BRIDGE_CTL_SERR 0x02 ! 181: #define PCI_CB_BRIDGE_CTL_ISA 0x04 ! 182: #define PCI_CB_BRIDGE_CTL_VGA 0x08 ! 183: #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20 ! 184: #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */ ! 185: #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */ ! 186: #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */ ! 187: #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200 ! 188: #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400 ! 189: #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 ! 190: #define PCI_CB_SUBSYSTEM_ID 0x42 ! 191: #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */ ! 192: /* 0x48-0x7f reserved */ ! 193: ! 194: /* Capability lists */ ! 195: ! 196: #define PCI_CAP_LIST_ID 0 /* Capability ID */ ! 197: #define PCI_CAP_ID_PM 0x01 /* Power Management */ ! 198: #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ ! 199: #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ ! 200: #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ ! 201: #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ ! 202: #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ ! 203: #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */ ! 204: #define PCI_CAP_ID_HT 0x08 /* HyperTransport */ ! 205: #define PCI_CAP_ID_VNDR 0x09 /* Vendor specific */ ! 206: #define PCI_CAP_ID_DBG 0x0A /* Debug port */ ! 207: #define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */ ! 208: #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */ ! 209: #define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */ ! 210: #define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */ ! 211: #define PCI_CAP_ID_EXP 0x10 /* PCI Express */ ! 212: #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */ ! 213: #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ ! 214: #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ ! 215: #define PCI_CAP_SIZEOF 4 ! 216: ! 217: /* Power Management Registers */ ! 218: ! 219: #define PCI_PM_PMC 2 /* PM Capabilities Register */ ! 220: #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */ ! 221: #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */ ! 222: #define PCI_PM_CAP_RESERVED 0x0010 /* Reserved field */ ! 223: #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */ ! 224: #define PCI_PM_CAP_AUX_POWER 0x01C0 /* Auxilliary power support mask */ ! 225: #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */ ! 226: #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */ ! 227: #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */ ! 228: #define PCI_PM_CAP_PME_MASK 0xF800 /* PME Mask of all supported states */ ! 229: #define PCI_PM_CAP_PME_D0 0x0800 /* PME# from D0 */ ! 230: #define PCI_PM_CAP_PME_D1 0x1000 /* PME# from D1 */ ! 231: #define PCI_PM_CAP_PME_D2 0x2000 /* PME# from D2 */ ! 232: #define PCI_PM_CAP_PME_D3 0x4000 /* PME# from D3 (hot) */ ! 233: #define PCI_PM_CAP_PME_D3cold 0x8000 /* PME# from D3 (cold) */ ! 234: #define PCI_PM_CAP_PME_SHIFT 11 /* Start of the PME Mask in PMC */ ! 235: #define PCI_PM_CTRL 4 /* PM control and status register */ ! 236: #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */ ! 237: #define PCI_PM_CTRL_NO_SOFT_RESET 0x0004 /* No reset for D3hot->D0 */ ! 238: #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */ ! 239: #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ ! 240: #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ ! 241: #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */ ! 242: #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ ! 243: #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ ! 244: #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ ! 245: #define PCI_PM_DATA_REGISTER 7 /* (??) */ ! 246: #define PCI_PM_SIZEOF 8 ! 247: ! 248: /* AGP registers */ ! 249: ! 250: #define PCI_AGP_VERSION 2 /* BCD version number */ ! 251: #define PCI_AGP_RFU 3 /* Rest of capability flags */ ! 252: #define PCI_AGP_STATUS 4 /* Status register */ ! 253: #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ ! 254: #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ ! 255: #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ ! 256: #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ ! 257: #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ ! 258: #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ ! 259: #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ ! 260: #define PCI_AGP_COMMAND 8 /* Control register */ ! 261: #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ ! 262: #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ ! 263: #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ ! 264: #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ ! 265: #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ ! 266: #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ ! 267: #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */ ! 268: #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */ ! 269: #define PCI_AGP_SIZEOF 12 ! 270: ! 271: /* Vital Product Data */ ! 272: ! 273: #define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */ ! 274: #define PCI_VPD_ADDR_MASK 0x7fff /* Address mask */ ! 275: #define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */ ! 276: #define PCI_VPD_DATA 4 /* 32-bits of data returned here */ ! 277: ! 278: /* Slot Identification */ ! 279: ! 280: #define PCI_SID_ESR 2 /* Expansion Slot Register */ ! 281: #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */ ! 282: #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */ ! 283: #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */ ! 284: ! 285: /* Message Signalled Interrupts registers */ ! 286: ! 287: #define PCI_MSI_FLAGS 2 /* Various flags */ ! 288: #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */ ! 289: #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */ ! 290: #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */ ! 291: #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */ ! 292: #define PCI_MSI_FLAGS_MASKBIT 0x100 /* 64-bit mask bits allowed */ ! 293: #define PCI_MSI_RFU 3 /* Rest of capability flags */ ! 294: #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */ ! 295: #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */ ! 296: #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */ ! 297: #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */ ! 298: #define PCI_MSI_MASK_BIT 16 /* Mask bits register */ ! 299: ! 300: /* MSI-X registers (these are at offset PCI_MSIX_FLAGS) */ ! 301: #define PCI_MSIX_FLAGS 2 ! 302: #define PCI_MSIX_FLAGS_QSIZE 0x7FF ! 303: #define PCI_MSIX_FLAGS_ENABLE (1 << 15) ! 304: #define PCI_MSIX_FLAGS_MASKALL (1 << 14) ! 305: #define PCI_MSIX_FLAGS_BIRMASK (7 << 0) ! 306: #define PCI_MSIX_FLAGS_BITMASK (1 << 0) ! 307: ! 308: /* CompactPCI Hotswap Register */ ! 309: ! 310: #define PCI_CHSWP_CSR 2 /* Control and Status Register */ ! 311: #define PCI_CHSWP_DHA 0x01 /* Device Hiding Arm */ ! 312: #define PCI_CHSWP_EIM 0x02 /* ENUM# Signal Mask */ ! 313: #define PCI_CHSWP_PIE 0x04 /* Pending Insert or Extract */ ! 314: #define PCI_CHSWP_LOO 0x08 /* LED On / Off */ ! 315: #define PCI_CHSWP_PI 0x30 /* Programming Interface */ ! 316: #define PCI_CHSWP_EXT 0x40 /* ENUM# status - extraction */ ! 317: #define PCI_CHSWP_INS 0x80 /* ENUM# status - insertion */ ! 318: ! 319: /* PCI-X registers */ ! 320: ! 321: #define PCI_X_CMD 2 /* Modes & Features */ ! 322: #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */ ! 323: #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */ ! 324: #define PCI_X_CMD_READ_512 0x0000 /* 512 byte maximum read byte count */ ! 325: #define PCI_X_CMD_READ_1K 0x0004 /* 1Kbyte maximum read byte count */ ! 326: #define PCI_X_CMD_READ_2K 0x0008 /* 2Kbyte maximum read byte count */ ! 327: #define PCI_X_CMD_READ_4K 0x000c /* 4Kbyte maximum read byte count */ ! 328: #define PCI_X_CMD_MAX_READ 0x000c /* Max Memory Read Byte Count */ ! 329: /* Max # of outstanding split transactions */ ! 330: #define PCI_X_CMD_SPLIT_1 0x0000 /* Max 1 */ ! 331: #define PCI_X_CMD_SPLIT_2 0x0010 /* Max 2 */ ! 332: #define PCI_X_CMD_SPLIT_3 0x0020 /* Max 3 */ ! 333: #define PCI_X_CMD_SPLIT_4 0x0030 /* Max 4 */ ! 334: #define PCI_X_CMD_SPLIT_8 0x0040 /* Max 8 */ ! 335: #define PCI_X_CMD_SPLIT_12 0x0050 /* Max 12 */ ! 336: #define PCI_X_CMD_SPLIT_16 0x0060 /* Max 16 */ ! 337: #define PCI_X_CMD_SPLIT_32 0x0070 /* Max 32 */ ! 338: #define PCI_X_CMD_MAX_SPLIT 0x0070 /* Max Outstanding Split Transactions */ ! 339: #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */ ! 340: #define PCI_X_STATUS 4 /* PCI-X capabilities */ ! 341: #define PCI_X_STATUS_DEVFN 0x000000ff /* A copy of devfn */ ! 342: #define PCI_X_STATUS_BUS 0x0000ff00 /* A copy of bus nr */ ! 343: #define PCI_X_STATUS_64BIT 0x00010000 /* 64-bit device */ ! 344: #define PCI_X_STATUS_133MHZ 0x00020000 /* 133 MHz capable */ ! 345: #define PCI_X_STATUS_SPL_DISC 0x00040000 /* Split Completion Discarded */ ! 346: #define PCI_X_STATUS_UNX_SPL 0x00080000 /* Unexpected Split Completion */ ! 347: #define PCI_X_STATUS_COMPLEX 0x00100000 /* Device Complexity */ ! 348: #define PCI_X_STATUS_MAX_READ 0x00600000 /* Designed Max Memory Read Count */ ! 349: #define PCI_X_STATUS_MAX_SPLIT 0x03800000 /* Designed Max Outstanding Split Transactions */ ! 350: #define PCI_X_STATUS_MAX_CUM 0x1c000000 /* Designed Max Cumulative Read Size */ ! 351: #define PCI_X_STATUS_SPL_ERR 0x20000000 /* Rcvd Split Completion Error Msg */ ! 352: #define PCI_X_STATUS_266MHZ 0x40000000 /* 266 MHz capable */ ! 353: #define PCI_X_STATUS_533MHZ 0x80000000 /* 533 MHz capable */ ! 354: ! 355: /* PCI Express capability registers */ ! 356: ! 357: #define PCI_EXP_FLAGS 2 /* Capabilities register */ ! 358: #define PCI_EXP_FLAGS_VERS 0x000f /* Capability version */ ! 359: #define PCI_EXP_FLAGS_TYPE 0x00f0 /* Device/Port type */ ! 360: #define PCI_EXP_TYPE_ENDPOINT 0x0 /* Express Endpoint */ ! 361: #define PCI_EXP_TYPE_LEG_END 0x1 /* Legacy Endpoint */ ! 362: #define PCI_EXP_TYPE_ROOT_PORT 0x4 /* Root Port */ ! 363: #define PCI_EXP_TYPE_UPSTREAM 0x5 /* Upstream Port */ ! 364: #define PCI_EXP_TYPE_DOWNSTREAM 0x6 /* Downstream Port */ ! 365: #define PCI_EXP_TYPE_PCI_BRIDGE 0x7 /* PCI/PCI-X Bridge */ ! 366: #define PCI_EXP_FLAGS_SLOT 0x0100 /* Slot implemented */ ! 367: #define PCI_EXP_FLAGS_IRQ 0x3e00 /* Interrupt message number */ ! 368: #define PCI_EXP_DEVCAP 4 /* Device capabilities */ ! 369: #define PCI_EXP_DEVCAP_PAYLOAD 0x07 /* Max_Payload_Size */ ! 370: #define PCI_EXP_DEVCAP_PHANTOM 0x18 /* Phantom functions */ ! 371: #define PCI_EXP_DEVCAP_EXT_TAG 0x20 /* Extended tags */ ! 372: #define PCI_EXP_DEVCAP_L0S 0x1c0 /* L0s Acceptable Latency */ ! 373: #define PCI_EXP_DEVCAP_L1 0xe00 /* L1 Acceptable Latency */ ! 374: #define PCI_EXP_DEVCAP_ATN_BUT 0x1000 /* Attention Button Present */ ! 375: #define PCI_EXP_DEVCAP_ATN_IND 0x2000 /* Attention Indicator Present */ ! 376: #define PCI_EXP_DEVCAP_PWR_IND 0x4000 /* Power Indicator Present */ ! 377: #define PCI_EXP_DEVCAP_RBER 0x8000 /* Role-Based Error Reporting */ ! 378: #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ ! 379: #define PCI_EXP_DEVCAP_PWR_SCL 0xc000000 /* Slot Power Limit Scale */ ! 380: #define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */ ! 381: #define PCI_EXP_DEVCTL 8 /* Device Control */ ! 382: #define PCI_EXP_DEVCTL_CERE 0x0001 /* Correctable Error Reporting En. */ ! 383: #define PCI_EXP_DEVCTL_NFERE 0x0002 /* Non-Fatal Error Reporting Enable */ ! 384: #define PCI_EXP_DEVCTL_FERE 0x0004 /* Fatal Error Reporting Enable */ ! 385: #define PCI_EXP_DEVCTL_URRE 0x0008 /* Unsupported Request Reporting En. */ ! 386: #define PCI_EXP_DEVCTL_RELAX_EN 0x0010 /* Enable relaxed ordering */ ! 387: #define PCI_EXP_DEVCTL_PAYLOAD 0x00e0 /* Max_Payload_Size */ ! 388: #define PCI_EXP_DEVCTL_EXT_TAG 0x0100 /* Extended Tag Field Enable */ ! 389: #define PCI_EXP_DEVCTL_PHANTOM 0x0200 /* Phantom Functions Enable */ ! 390: #define PCI_EXP_DEVCTL_AUX_PME 0x0400 /* Auxiliary Power PM Enable */ ! 391: #define PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800 /* Enable No Snoop */ ! 392: #define PCI_EXP_DEVCTL_READRQ 0x7000 /* Max_Read_Request_Size */ ! 393: #define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */ ! 394: #define PCI_EXP_DEVSTA 10 /* Device Status */ ! 395: #define PCI_EXP_DEVSTA_CED 0x01 /* Correctable Error Detected */ ! 396: #define PCI_EXP_DEVSTA_NFED 0x02 /* Non-Fatal Error Detected */ ! 397: #define PCI_EXP_DEVSTA_FED 0x04 /* Fatal Error Detected */ ! 398: #define PCI_EXP_DEVSTA_URD 0x08 /* Unsupported Request Detected */ ! 399: #define PCI_EXP_DEVSTA_AUXPD 0x10 /* AUX Power Detected */ ! 400: #define PCI_EXP_DEVSTA_TRPND 0x20 /* Transactions Pending */ ! 401: #define PCI_EXP_LNKCAP 12 /* Link Capabilities */ ! 402: #define PCI_EXP_LNKCAP_ASPMS 0xc00 /* ASPM Support */ ! 403: #define PCI_EXP_LNKCAP_L0SEL 0x7000 /* L0s Exit Latency */ ! 404: #define PCI_EXP_LNKCAP_L1EL 0x38000 /* L1 Exit Latency */ ! 405: #define PCI_EXP_LNKCAP_CLKPM 0x40000 /* L1 Clock Power Management */ ! 406: #define PCI_EXP_LNKCTL 16 /* Link Control */ ! 407: #define PCI_EXP_LNKCTL_RL 0x20 /* Retrain Link */ ! 408: #define PCI_EXP_LNKCTL_CCC 0x40 /* Common Clock COnfiguration */ ! 409: #define PCI_EXP_LNKCTL_CLKREQ_EN 0x100 /* Enable clkreq */ ! 410: #define PCI_EXP_LNKSTA 18 /* Link Status */ ! 411: #define PCI_EXP_LNKSTA_LT 0x800 /* Link Training */ ! 412: #define PCI_EXP_LNKSTA_SLC 0x1000 /* Slot Clock Configuration */ ! 413: #define PCI_EXP_SLTCAP 20 /* Slot Capabilities */ ! 414: #define PCI_EXP_SLTCTL 24 /* Slot Control */ ! 415: #define PCI_EXP_SLTSTA 26 /* Slot Status */ ! 416: #define PCI_EXP_RTCTL 28 /* Root Control */ ! 417: #define PCI_EXP_RTCTL_SECEE 0x01 /* System Error on Correctable Error */ ! 418: #define PCI_EXP_RTCTL_SENFEE 0x02 /* System Error on Non-Fatal Error */ ! 419: #define PCI_EXP_RTCTL_SEFEE 0x04 /* System Error on Fatal Error */ ! 420: #define PCI_EXP_RTCTL_PMEIE 0x08 /* PME Interrupt Enable */ ! 421: #define PCI_EXP_RTCTL_CRSSVE 0x10 /* CRS Software Visibility Enable */ ! 422: #define PCI_EXP_RTCAP 30 /* Root Capabilities */ ! 423: #define PCI_EXP_RTSTA 32 /* Root Status */ ! 424: #define PCI_EXP_DEVCAP2 36 /* Device Capabilities 2 */ ! 425: #define PCI_EXP_DEVCAP2_ARI 0x20 /* Alternative Routing-ID */ ! 426: #define PCI_EXP_DEVCTL2 40 /* Device Control 2 */ ! 427: #define PCI_EXP_DEVCTL2_ARI 0x20 /* Alternative Routing-ID */ ! 428: ! 429: /* Extended Capabilities (PCI-X 2.0 and Express) */ ! 430: #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff) ! 431: #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf) ! 432: #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc) ! 433: ! 434: #define PCI_EXT_CAP_ID_ERR 1 ! 435: #define PCI_EXT_CAP_ID_VC 2 ! 436: #define PCI_EXT_CAP_ID_DSN 3 ! 437: #define PCI_EXT_CAP_ID_PWR 4 ! 438: #define PCI_EXT_CAP_ID_ARI 14 ! 439: ! 440: /* Advanced Error Reporting */ ! 441: #define PCI_ERR_UNCOR_STATUS 4 /* Uncorrectable Error Status */ ! 442: #define PCI_ERR_UNC_TRAIN 0x00000001 /* Training */ ! 443: #define PCI_ERR_UNC_DLP 0x00000010 /* Data Link Protocol */ ! 444: #define PCI_ERR_UNC_POISON_TLP 0x00001000 /* Poisoned TLP */ ! 445: #define PCI_ERR_UNC_FCP 0x00002000 /* Flow Control Protocol */ ! 446: #define PCI_ERR_UNC_COMP_TIME 0x00004000 /* Completion Timeout */ ! 447: #define PCI_ERR_UNC_COMP_ABORT 0x00008000 /* Completer Abort */ ! 448: #define PCI_ERR_UNC_UNX_COMP 0x00010000 /* Unexpected Completion */ ! 449: #define PCI_ERR_UNC_RX_OVER 0x00020000 /* Receiver Overflow */ ! 450: #define PCI_ERR_UNC_MALF_TLP 0x00040000 /* Malformed TLP */ ! 451: #define PCI_ERR_UNC_ECRC 0x00080000 /* ECRC Error Status */ ! 452: #define PCI_ERR_UNC_UNSUP 0x00100000 /* Unsupported Request */ ! 453: #define PCI_ERR_UNCOR_MASK 8 /* Uncorrectable Error Mask */ ! 454: /* Same bits as above */ ! 455: #define PCI_ERR_UNCOR_SEVER 12 /* Uncorrectable Error Severity */ ! 456: /* Same bits as above */ ! 457: #define PCI_ERR_COR_STATUS 16 /* Correctable Error Status */ ! 458: #define PCI_ERR_COR_RCVR 0x00000001 /* Receiver Error Status */ ! 459: #define PCI_ERR_COR_BAD_TLP 0x00000040 /* Bad TLP Status */ ! 460: #define PCI_ERR_COR_BAD_DLLP 0x00000080 /* Bad DLLP Status */ ! 461: #define PCI_ERR_COR_REP_ROLL 0x00000100 /* REPLAY_NUM Rollover */ ! 462: #define PCI_ERR_COR_REP_TIMER 0x00001000 /* Replay Timer Timeout */ ! 463: #define PCI_ERR_COR_MASK 20 /* Correctable Error Mask */ ! 464: /* Same bits as above */ ! 465: #define PCI_ERR_CAP 24 /* Advanced Error Capabilities */ ! 466: #define PCI_ERR_CAP_FEP(x) ((x) & 31) /* First Error Pointer */ ! 467: #define PCI_ERR_CAP_ECRC_GENC 0x00000020 /* ECRC Generation Capable */ ! 468: #define PCI_ERR_CAP_ECRC_GENE 0x00000040 /* ECRC Generation Enable */ ! 469: #define PCI_ERR_CAP_ECRC_CHKC 0x00000080 /* ECRC Check Capable */ ! 470: #define PCI_ERR_CAP_ECRC_CHKE 0x00000100 /* ECRC Check Enable */ ! 471: #define PCI_ERR_HEADER_LOG 28 /* Header Log Register (16 bytes) */ ! 472: #define PCI_ERR_ROOT_COMMAND 44 /* Root Error Command */ ! 473: /* Correctable Err Reporting Enable */ ! 474: #define PCI_ERR_ROOT_CMD_COR_EN 0x00000001 ! 475: /* Non-fatal Err Reporting Enable */ ! 476: #define PCI_ERR_ROOT_CMD_NONFATAL_EN 0x00000002 ! 477: /* Fatal Err Reporting Enable */ ! 478: #define PCI_ERR_ROOT_CMD_FATAL_EN 0x00000004 ! 479: #define PCI_ERR_ROOT_STATUS 48 ! 480: #define PCI_ERR_ROOT_COR_RCV 0x00000001 /* ERR_COR Received */ ! 481: /* Multi ERR_COR Received */ ! 482: #define PCI_ERR_ROOT_MULTI_COR_RCV 0x00000002 ! 483: /* ERR_FATAL/NONFATAL Recevied */ ! 484: #define PCI_ERR_ROOT_UNCOR_RCV 0x00000004 ! 485: /* Multi ERR_FATAL/NONFATAL Recevied */ ! 486: #define PCI_ERR_ROOT_MULTI_UNCOR_RCV 0x00000008 ! 487: #define PCI_ERR_ROOT_FIRST_FATAL 0x00000010 /* First Fatal */ ! 488: #define PCI_ERR_ROOT_NONFATAL_RCV 0x00000020 /* Non-Fatal Received */ ! 489: #define PCI_ERR_ROOT_FATAL_RCV 0x00000040 /* Fatal Received */ ! 490: #define PCI_ERR_ROOT_COR_SRC 52 ! 491: #define PCI_ERR_ROOT_SRC 54 ! 492: ! 493: /* Virtual Channel */ ! 494: #define PCI_VC_PORT_REG1 4 ! 495: #define PCI_VC_PORT_REG2 8 ! 496: #define PCI_VC_PORT_CTRL 12 ! 497: #define PCI_VC_PORT_STATUS 14 ! 498: #define PCI_VC_RES_CAP 16 ! 499: #define PCI_VC_RES_CTRL 20 ! 500: #define PCI_VC_RES_STATUS 26 ! 501: ! 502: /* Power Budgeting */ ! 503: #define PCI_PWR_DSR 4 /* Data Select Register */ ! 504: #define PCI_PWR_DATA 8 /* Data Register */ ! 505: #define PCI_PWR_DATA_BASE(x) ((x) & 0xff) /* Base Power */ ! 506: #define PCI_PWR_DATA_SCALE(x) (((x) >> 8) & 3) /* Data Scale */ ! 507: #define PCI_PWR_DATA_PM_SUB(x) (((x) >> 10) & 7) /* PM Sub State */ ! 508: #define PCI_PWR_DATA_PM_STATE(x) (((x) >> 13) & 3) /* PM State */ ! 509: #define PCI_PWR_DATA_TYPE(x) (((x) >> 15) & 7) /* Type */ ! 510: #define PCI_PWR_DATA_RAIL(x) (((x) >> 18) & 7) /* Power Rail */ ! 511: #define PCI_PWR_CAP 12 /* Capability */ ! 512: #define PCI_PWR_CAP_BUDGET(x) ((x) & 1) /* Included in system budget */ ! 513: ! 514: /* ! 515: * Hypertransport sub capability types ! 516: * ! 517: * Unfortunately there are both 3 bit and 5 bit capability types defined ! 518: * in the HT spec, catering for that is a little messy. You probably don't ! 519: * want to use these directly, just use pci_find_ht_capability() and it ! 520: * will do the right thing for you. ! 521: */ ! 522: #define HT_3BIT_CAP_MASK 0xE0 ! 523: #define HT_CAPTYPE_SLAVE 0x00 /* Slave/Primary link configuration */ ! 524: #define HT_CAPTYPE_HOST 0x20 /* Host/Secondary link configuration */ ! 525: ! 526: #define HT_5BIT_CAP_MASK 0xF8 ! 527: #define HT_CAPTYPE_IRQ 0x80 /* IRQ Configuration */ ! 528: #define HT_CAPTYPE_REMAPPING_40 0xA0 /* 40 bit address remapping */ ! 529: #define HT_CAPTYPE_REMAPPING_64 0xA2 /* 64 bit address remapping */ ! 530: #define HT_CAPTYPE_UNITID_CLUMP 0x90 /* Unit ID clumping */ ! 531: #define HT_CAPTYPE_EXTCONF 0x98 /* Extended Configuration Space Access */ ! 532: #define HT_CAPTYPE_MSI_MAPPING 0xA8 /* MSI Mapping Capability */ ! 533: #define HT_MSI_FLAGS 0x02 /* Offset to flags */ ! 534: #define HT_MSI_FLAGS_ENABLE 0x1 /* Mapping enable */ ! 535: #define HT_MSI_FLAGS_FIXED 0x2 /* Fixed mapping only */ ! 536: #define HT_MSI_FIXED_ADDR 0x00000000FEE00000ULL /* Fixed addr */ ! 537: #define HT_MSI_ADDR_LO 0x04 /* Offset to low addr bits */ ! 538: #define HT_MSI_ADDR_LO_MASK 0xFFF00000 /* Low address bit mask */ ! 539: #define HT_MSI_ADDR_HI 0x08 /* Offset to high addr bits */ ! 540: #define HT_CAPTYPE_DIRECT_ROUTE 0xB0 /* Direct routing configuration */ ! 541: #define HT_CAPTYPE_VCSET 0xB8 /* Virtual Channel configuration */ ! 542: #define HT_CAPTYPE_ERROR_RETRY 0xC0 /* Retry on error configuration */ ! 543: #define HT_CAPTYPE_GEN3 0xD0 /* Generation 3 hypertransport configuration */ ! 544: #define HT_CAPTYPE_PM 0xE0 /* Hypertransport powermanagement configuration */ ! 545: ! 546: /* Alternative Routing-ID Interpretation */ ! 547: #define PCI_ARI_CAP 0x04 /* ARI Capability Register */ ! 548: #define PCI_ARI_CAP_MFVC 0x0001 /* MFVC Function Groups Capability */ ! 549: #define PCI_ARI_CAP_ACS 0x0002 /* ACS Function Groups Capability */ ! 550: #define PCI_ARI_CAP_NFN(x) (((x) >> 8) & 0xff) /* Next Function Number */ ! 551: #define PCI_ARI_CTRL 0x06 /* ARI Control Register */ ! 552: #define PCI_ARI_CTRL_MFVC 0x0001 /* MFVC Function Groups Enable */ ! 553: #define PCI_ARI_CTRL_ACS 0x0002 /* ACS Function Groups Enable */ ! 554: #define PCI_ARI_CTRL_FG(x) (((x) >> 4) & 7) /* Function Group */ ! 555: ! 556: #endif /* LINUX_PCI_REGS_H */
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.