|
|
1.1 root 1: Unsolved issues/bugs in the mips/mipsel backend
2: -----------------------------------------------
3:
4: General
5: -------
6: - [ls][dw][lr] report broken (aligned) BadVAddr
7: - Missing per-CPU instruction decoding, currently all implemented
8: instructions are regarded as valid
9: - pcnet32 does not work for little endian emulation on big endian host
10: (probably not mips specific, but observable for mips-malta)
11:
12: MIPS64
13: ------
14: - No 64bit TLB support
15: - no 64bit wide registers for FPU
16: - 64bit mul/div handling broken
17:
18: "Generic" 4Kc system emulation
19: ------------------------------
20: - Doesn't correspond to any real hardware.
21:
22: MALTA system emulation
23: ----------------------
24: - We fake firmware support instead of doing the real thing
25: - Real firmware falls over when trying to init RAM, presumably due
26: to lacking I2C emulation.
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.