![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to cpu.h CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [Qemu by Fabrice Bellard] / qemu / target-sh4|
Return to cpu.h CVS log | Up to [Qemu by Fabrice Bellard] / qemu / target-sh4 |
1.1 root 1: /*
2: * SH4 emulation
3: *
4: * Copyright (c) 2005 Samuel Tardieu
5: *
6: * This library is free software; you can redistribute it and/or
7: * modify it under the terms of the GNU Lesser General Public
8: * License as published by the Free Software Foundation; either
9: * version 2 of the License, or (at your option) any later version.
10: *
11: * This library is distributed in the hope that it will be useful,
12: * but WITHOUT ANY WARRANTY; without even the implied warranty of
13: * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14: * Lesser General Public License for more details.
15: *
16: * You should have received a copy of the GNU Lesser General Public
17: * License along with this library; if not, write to the Free Software
18: * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19: */
20: #ifndef _CPU_SH4_H
21: #define _CPU_SH4_H
22:
23: #include "config.h"
24:
25: #define TARGET_LONG_BITS 32
26: #define TARGET_HAS_ICE 1
27:
28: #include "cpu-defs.h"
29:
1.1.1.2 ! root 30: #include "softfloat.h"
! 31:
1.1 root 32: #define TARGET_PAGE_BITS 12 /* 4k XXXXX */
33:
34: #define SR_MD (1 << 30)
35: #define SR_RB (1 << 29)
36: #define SR_BL (1 << 28)
37: #define SR_FD (1 << 15)
38: #define SR_M (1 << 9)
39: #define SR_Q (1 << 8)
40: #define SR_S (1 << 1)
41: #define SR_T (1 << 0)
42:
43: #define FPSCR_FR (1 << 21)
44: #define FPSCR_SZ (1 << 20)
45: #define FPSCR_PR (1 << 19)
46: #define FPSCR_DN (1 << 18)
47:
1.1.1.2 ! root 48: #define DELAY_SLOT (1 << 0) /* Must be the same as SR_T. */
! 49: /* This flag is set if the next insn is a delay slot for a conditional jump.
! 50: The dynamic value of the DELAY_SLOT determines whether the jup is taken. */
1.1 root 51: #define DELAY_SLOT_CONDITIONAL (1 << 1)
52: /* Those are used in contexts only */
53: #define BRANCH (1 << 2)
54: #define BRANCH_CONDITIONAL (1 << 3)
55: #define MODE_CHANGE (1 << 4) /* Potential MD|RB change */
56: #define BRANCH_EXCEPTION (1 << 5) /* Branch after exception */
57:
58: /* XXXXX The structure could be made more compact */
59: typedef struct tlb_t {
60: uint8_t asid; /* address space identifier */
61: uint32_t vpn; /* virtual page number */
62: uint8_t v; /* validity */
63: uint32_t ppn; /* physical page number */
64: uint8_t sz; /* page size */
65: uint32_t size; /* cached page size in bytes */
66: uint8_t sh; /* share status */
67: uint8_t c; /* cacheability */
68: uint8_t pr; /* protection key */
69: uint8_t d; /* dirty */
70: uint8_t wt; /* write through */
71: uint8_t sa; /* space attribute (PCMCIA) */
72: uint8_t tc; /* timing control */
73: } tlb_t;
74:
75: #define UTLB_SIZE 64
76: #define ITLB_SIZE 4
77:
78: typedef struct CPUSH4State {
79: uint32_t flags; /* general execution flags */
80: uint32_t gregs[24]; /* general registers */
81: uint32_t fregs[32]; /* floating point registers */
82: uint32_t sr; /* status register */
83: uint32_t ssr; /* saved status register */
84: uint32_t spc; /* saved program counter */
85: uint32_t gbr; /* global base register */
86: uint32_t vbr; /* vector base register */
87: uint32_t sgr; /* saved global register 15 */
88: uint32_t dbr; /* debug base register */
89: uint32_t pc; /* program counter */
90: uint32_t delayed_pc; /* target of delayed jump */
91: uint32_t mach; /* multiply and accumulate high */
92: uint32_t macl; /* multiply and accumulate low */
93: uint32_t pr; /* procedure register */
94: uint32_t fpscr; /* floating point status/control register */
95: uint32_t fpul; /* floating point communication register */
96:
1.1.1.2 ! root 97: /* temporary float registers */
! 98: float32 ft0, ft1;
! 99: float64 dt0, dt1;
! 100:
1.1 root 101: /* Those belong to the specific unit (SH7750) but are handled here */
102: uint32_t mmucr; /* MMU control register */
103: uint32_t pteh; /* page table entry high register */
104: uint32_t ptel; /* page table entry low register */
105: uint32_t ptea; /* page table entry assistance register */
106: uint32_t ttb; /* tranlation table base register */
107: uint32_t tea; /* TLB exception address register */
108: uint32_t tra; /* TRAPA exception register */
109: uint32_t expevt; /* exception event register */
110: uint32_t intevt; /* interrupt event register */
111:
112: jmp_buf jmp_env;
113: int user_mode_only;
114: int interrupt_request;
115: int exception_index;
116: CPU_COMMON tlb_t utlb[UTLB_SIZE]; /* unified translation table */
117: tlb_t itlb[ITLB_SIZE]; /* instruction translation table */
118: } CPUSH4State;
119:
120: CPUSH4State *cpu_sh4_init(void);
121: int cpu_sh4_exec(CPUSH4State * s);
122: struct siginfo;
123: int cpu_sh4_signal_handler(int hostsignum, struct siginfo *info,
124: void *puc);
125:
126: #include "softfloat.h"
127:
128: #include "cpu-all.h"
129:
130: /* Memory access type */
131: enum {
132: /* Privilege */
133: ACCESS_PRIV = 0x01,
134: /* Direction */
135: ACCESS_WRITE = 0x02,
136: /* Type of instruction */
137: ACCESS_CODE = 0x10,
138: ACCESS_INT = 0x20
139: };
140:
141: /* MMU control register */
142: #define MMUCR 0x1F000010
143: #define MMUCR_AT (1<<0)
144: #define MMUCR_SV (1<<8)
145:
146: #endif /* _CPU_SH4_H */
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.