![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to newcpu.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [UNIX Amiga Emulator] / uae / src|
Return to newcpu.c CVS log | Up to [UNIX Amiga Emulator] / uae / src |
1.1.1.3 root 1: /*
1.1 root 2: * UAE - The Un*x Amiga Emulator
1.1.1.3 root 3: *
1.1 root 4: * MC68000 emulation
5: *
6: * (c) 1995 Bernd Schmidt
7: */
8:
9: #include "sysconfig.h"
10: #include "sysdeps.h"
11:
12: #include "config.h"
13: #include "options.h"
14: #include "events.h"
1.1.1.3 root 15: #include "uae.h"
1.1 root 16: #include "memory.h"
17: #include "custom.h"
1.1.1.2 root 18: #include "readcpu.h"
1.1 root 19: #include "newcpu.h"
20: #include "autoconf.h"
21: #include "ersatz.h"
22: #include "debug.h"
23: #include "compiler.h"
1.1.1.3 root 24: #include "gui.h"
25:
26: /* Opcode of faulting instruction */
27: uae_u16 last_op_for_exception_3;
28: /* PC at fault time */
29: uaecptr last_addr_for_exception_3;
30: /* Address that generated the exception */
31: uaecptr last_fault_for_exception_3;
1.1 root 32:
33: int areg_byteinc[] = { 1,1,1,1,1,1,1,2 };
34: int imm8_table[] = { 8,1,2,3,4,5,6,7 };
35:
36: int movem_index1[256];
37: int movem_index2[256];
38: int movem_next[256];
39:
40: int fpp_movem_index1[256];
41: int fpp_movem_index2[256];
42: int fpp_movem_next[256];
43:
44: cpuop_func *cpufunctbl[65536];
45:
1.1.1.3 root 46: #define COUNT_INSTRS 0
1.1 root 47:
48: #if COUNT_INSTRS
49: static unsigned long int instrcount[65536];
1.1.1.3 root 50: static uae_u16 opcodenums[65536];
1.1 root 51:
1.1.1.4 root 52: static int compfn (const void *el1, const void *el2)
1.1 root 53: {
1.1.1.3 root 54: return instrcount[*(const uae_u16 *)el1] < instrcount[*(const uae_u16 *)el2];
55: }
56:
57: static char *icountfilename (void)
58: {
59: char *name = getenv ("INSNCOUNT");
60: if (name)
61: return name;
62: return COUNT_INSTRS == 2 ? "frequent.68k" : "insncount";
1.1 root 63: }
64:
1.1.1.4 root 65: void dump_counts (void)
1.1 root 66: {
1.1.1.4 root 67: FILE *f = fopen (icountfilename (), "w");
1.1.1.3 root 68: unsigned long int total;
1.1 root 69: int i;
1.1.1.3 root 70:
71: write_log ("Writing instruction count file...\n");
1.1.1.4 root 72: for (i = 0; i < 65536; i++) {
1.1 root 73: opcodenums[i] = i;
1.1.1.3 root 74: total += instrcount[i];
1.1 root 75: }
1.1.1.4 root 76: qsort (opcodenums, 65536, sizeof(uae_u16), compfn);
1.1.1.3 root 77:
78: fprintf (f, "Total: %lu\n", total);
79: for (i=0; i < 65536; i++) {
1.1 root 80: unsigned long int cnt = instrcount[opcodenums[i]];
81: struct instr *dp;
82: struct mnemolookup *lookup;
83: if (!cnt)
84: break;
85: dp = table68k + opcodenums[i];
1.1.1.4 root 86: for (lookup = lookuptab;lookup->mnemo != dp->mnemo; lookup++)
87: ;
1.1.1.3 root 88: fprintf (f, "%04x: %lu %s\n", opcodenums[i], cnt, lookup->name);
1.1 root 89: }
1.1.1.4 root 90: fclose (f);
1.1 root 91: }
92: #else
1.1.1.4 root 93: void dump_counts (void)
1.1 root 94: {
95: }
96: #endif
97:
98: int broken_in;
99:
1.1.1.4 root 100: static unsigned long op_illg_1 (uae_u32 opcode) REGPARAM;
101:
102: static unsigned long REGPARAM2 op_illg_1 (uae_u32 opcode)
103: {
1.1.1.8 root 104: op_illg (opcode);
1.1.1.4 root 105: return 4;
106: }
107:
1.1.1.3 root 108: static void build_cpufunctbl (void)
109: {
110: int i;
111: unsigned long opcode;
112: struct cputbl *tbl = (currprefs.cpu_level == 3 ? op_smalltbl_0
113: : currprefs.cpu_level == 2 ? op_smalltbl_1
114: : currprefs.cpu_level == 1 ? op_smalltbl_2
115: : currprefs.cpu_compatible ? op_smalltbl_4
116: : op_smalltbl_3);
117:
1.1.1.4 root 118: write_log ("Building CPU function table (%d %d %d).\n",
119: currprefs.cpu_level, currprefs.cpu_compatible, currprefs.address_space_24);
1.1.1.3 root 120:
121: for (opcode = 0; opcode < 65536; opcode++)
1.1.1.8 root 122: cpufunctbl[opcode] = op_illg_1;
1.1.1.3 root 123: for (i = 0; tbl[i].handler != NULL; i++) {
124: if (! tbl[i].specific)
1.1.1.8 root 125: cpufunctbl[tbl[i].opcode] = tbl[i].handler;
1.1.1.3 root 126: }
127: for (opcode = 0; opcode < 65536; opcode++) {
128: cpuop_func *f;
129:
130: if (table68k[opcode].mnemo == i_ILLG || table68k[opcode].clev > currprefs.cpu_level)
131: continue;
132:
133: if (table68k[opcode].handler != -1) {
1.1.1.8 root 134: f = cpufunctbl[table68k[opcode].handler];
1.1.1.4 root 135: if (f == op_illg_1)
1.1.1.3 root 136: abort();
1.1.1.8 root 137: cpufunctbl[opcode] = f;
1.1.1.3 root 138: }
139: }
140: for (i = 0; tbl[i].handler != NULL; i++) {
141: if (tbl[i].specific)
1.1.1.8 root 142: cpufunctbl[tbl[i].opcode] = tbl[i].handler;
1.1.1.4 root 143: }
144: }
145:
146: unsigned long cycles_mask, cycles_val;
147:
148: static void update_68k_cycles (void)
149: {
150: cycles_mask = 0;
151: cycles_val = currprefs.m68k_speed;
152: if (currprefs.m68k_speed < 1) {
153: cycles_mask = 0xFFFFFFFF;
154: cycles_val = 0;
1.1.1.3 root 155: }
156: }
157:
158: void check_prefs_changed_cpu (void)
159: {
160: if (currprefs.cpu_level != changed_prefs.cpu_level
161: || currprefs.cpu_compatible != changed_prefs.cpu_compatible) {
162: currprefs.cpu_level = changed_prefs.cpu_level;
163: currprefs.cpu_compatible = changed_prefs.cpu_compatible;
164: build_cpufunctbl ();
165: }
1.1.1.4 root 166: if (currprefs.m68k_speed != changed_prefs.m68k_speed) {
167: currprefs.m68k_speed = changed_prefs.m68k_speed;
168: reset_frame_rate_hack ();
169: update_68k_cycles ();
170: }
1.1.1.3 root 171: }
172:
1.1 root 173: void init_m68k (void)
174: {
1.1.1.3 root 175: int i;
176:
1.1.1.4 root 177: update_68k_cycles ();
178:
1.1 root 179: for (i = 0 ; i < 256 ; i++) {
1.1.1.3 root 180: int j;
1.1 root 181: for (j = 0 ; j < 8 ; j++) {
182: if (i & (1 << j)) break;
183: }
184: movem_index1[i] = j;
185: movem_index2[i] = 7-j;
186: movem_next[i] = i & (~(1 << j));
187: }
188: for (i = 0 ; i < 256 ; i++) {
1.1.1.3 root 189: int j;
1.1 root 190: for (j = 7 ; j >= 0 ; j--) {
191: if (i & (1 << j)) break;
192: }
1.1.1.8 root 193: fpp_movem_index1[i] = 7-j;
194: fpp_movem_index2[i] = j;
1.1 root 195: fpp_movem_next[i] = i & (~(1 << j));
196: }
197: #if COUNT_INSTRS
198: {
1.1.1.4 root 199: FILE *f = fopen (icountfilename (), "r");
200: memset (instrcount, 0, sizeof instrcount);
1.1 root 201: if (f) {
1.1.1.3 root 202: uae_u32 opcode, count, total;
1.1 root 203: char name[20];
1.1.1.3 root 204: write_log ("Reading instruction count file...\n");
1.1.1.4 root 205: fscanf (f, "Total: %lu\n", &total);
206: while (fscanf (f, "%lx: %lu %s\n", &opcode, &count, name) == 3) {
1.1 root 207: instrcount[opcode] = count;
208: }
209: fclose(f);
210: }
211: }
212: #endif
1.1.1.5 root 213: write_log ("Building CPU table for configuration: 68");
214: if (currprefs.address_space_24 && currprefs.cpu_level > 1)
215: write_log ("EC");
216: switch (currprefs.cpu_level) {
217: case 1:
218: write_log ("010");
219: break;
220: case 2:
221: write_log ("020");
222: break;
223: case 3:
224: write_log ("020/881");
225: break;
226: default:
227: write_log ("000");
228: break;
229: }
230: if (currprefs.cpu_compatible)
231: write_log (" (compatible mode)");
232: write_log ("\n");
233:
1.1 root 234: read_table68k ();
235: do_merges ();
1.1.1.2 root 236:
1.1.1.4 root 237: write_log ("%d CPU functions\n", nr_cpuop_funcs);
1.1 root 238:
1.1.1.3 root 239: build_cpufunctbl ();
240: }
1.1.1.4 root 241:
1.1 root 242: struct regstruct regs, lastint_regs;
243: static struct regstruct regs_backup[16];
244: static int backup_pointer = 0;
1.1.1.3 root 245: static long int m68kpc_offset;
1.1 root 246: int lastint_no;
247:
1.1.1.3 root 248: #define get_ibyte_1(o) get_byte(regs.pc + (regs.pc_p - regs.pc_oldp) + (o) + 1)
249: #define get_iword_1(o) get_word(regs.pc + (regs.pc_p - regs.pc_oldp) + (o))
250: #define get_ilong_1(o) get_long(regs.pc + (regs.pc_p - regs.pc_oldp) + (o))
251:
1.1.1.4 root 252: uae_s32 ShowEA (int reg, amodes mode, wordsizes size, char *buf)
1.1.1.3 root 253: {
254: uae_u16 dp;
255: uae_s8 disp8;
256: uae_s16 disp16;
1.1 root 257: int r;
1.1.1.3 root 258: uae_u32 dispreg;
259: uaecptr addr;
260: uae_s32 offset = 0;
1.1.1.2 root 261: char buffer[80];
1.1.1.3 root 262:
263: switch (mode){
1.1 root 264: case Dreg:
1.1.1.3 root 265: sprintf (buffer,"D%d", reg);
1.1 root 266: break;
267: case Areg:
1.1.1.3 root 268: sprintf (buffer,"A%d", reg);
1.1 root 269: break;
270: case Aind:
1.1.1.3 root 271: sprintf (buffer,"(A%d)", reg);
1.1 root 272: break;
273: case Aipi:
1.1.1.3 root 274: sprintf (buffer,"(A%d)+", reg);
1.1 root 275: break;
276: case Apdi:
1.1.1.3 root 277: sprintf (buffer,"-(A%d)", reg);
1.1 root 278: break;
279: case Ad16:
1.1.1.4 root 280: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 281: addr = m68k_areg(regs,reg) + (uae_s16)disp16;
282: sprintf (buffer,"(A%d,$%04x) == $%08lx", reg, disp16 & 0xffff,
1.1.1.8 root 283: (unsigned long)addr);
1.1 root 284: break;
285: case Ad8r:
1.1.1.4 root 286: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1 root 287: disp8 = dp & 0xFF;
288: r = (dp & 0x7000) >> 12;
1.1.1.3 root 289: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
290: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
1.1 root 291: dispreg <<= (dp >> 9) & 3;
1.1.1.3 root 292:
1.1 root 293: if (dp & 0x100) {
1.1.1.3 root 294: uae_s32 outer = 0, disp = 0;
295: uae_s32 base = m68k_areg(regs,reg);
296: char name[10];
297: sprintf (name,"A%d, ",reg);
298: if (dp & 0x80) { base = 0; name[0] = 0; }
299: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 300: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
301: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 302: base += disp;
303:
1.1.1.4 root 304: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
305: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 306:
307: if (!(dp & 4)) base += dispreg;
308: if (dp & 3) base = get_long (base);
309: if (dp & 4) base += dispreg;
310:
311: addr = base + outer;
312: sprintf (buffer,"(%s%c%d.%c*%d+%ld)+%ld == $%08lx", name,
313: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
314: 1 << ((dp >> 9) & 3),
315: disp,outer,
1.1.1.8 root 316: (unsigned long)addr);
1.1.1.3 root 317: } else {
318: addr = m68k_areg(regs,reg) + (uae_s32)((uae_s8)disp8) + dispreg;
319: sprintf (buffer,"(A%d, %c%d.%c*%d, $%02x) == $%08lx", reg,
1.1 root 320: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
321: 1 << ((dp >> 9) & 3), disp8,
1.1.1.8 root 322: (unsigned long)addr);
1.1 root 323: }
324: break;
325: case PC16:
1.1.1.4 root 326: addr = m68k_getpc () + m68kpc_offset;
327: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 328: addr += (uae_s16)disp16;
1.1.1.8 root 329: sprintf (buffer,"(PC,$%04x) == $%08lx", disp16 & 0xffff,(unsigned long)addr);
1.1 root 330: break;
331: case PC8r:
1.1.1.4 root 332: addr = m68k_getpc () + m68kpc_offset;
333: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1 root 334: disp8 = dp & 0xFF;
335: r = (dp & 0x7000) >> 12;
1.1.1.2 root 336: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
1.1.1.3 root 337: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
1.1 root 338: dispreg <<= (dp >> 9) & 3;
1.1.1.3 root 339:
1.1 root 340: if (dp & 0x100) {
1.1.1.3 root 341: uae_s32 outer = 0,disp = 0;
342: uae_s32 base = addr;
343: char name[10];
344: sprintf (name,"PC, ");
345: if (dp & 0x80) { base = 0; name[0] = 0; }
346: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 347: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
348: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 349: base += disp;
350:
1.1.1.4 root 351: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
352: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 353:
354: if (!(dp & 4)) base += dispreg;
355: if (dp & 3) base = get_long (base);
356: if (dp & 4) base += dispreg;
357:
358: addr = base + outer;
359: sprintf (buffer,"(%s%c%d.%c*%d+%ld)+%ld == $%08lx", name,
360: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
361: 1 << ((dp >> 9) & 3),
362: disp,outer,
1.1.1.8 root 363: (unsigned long)addr);
1.1.1.2 root 364: } else {
1.1.1.3 root 365: addr += (uae_s32)((uae_s8)disp8) + dispreg;
366: sprintf (buffer,"(PC, %c%d.%c*%d, $%02x) == $%08lx", dp & 0x8000 ? 'A' : 'D',
1.1 root 367: (int)r, dp & 0x800 ? 'L' : 'W', 1 << ((dp >> 9) & 3),
1.1.1.8 root 368: disp8, (unsigned long)addr);
1.1 root 369: }
370: break;
371: case absw:
1.1.1.8 root 372: sprintf (buffer,"$%08lx", (unsigned long)(uae_s32)(uae_s16)get_iword_1 (m68kpc_offset));
1.1.1.3 root 373: m68kpc_offset += 2;
1.1 root 374: break;
375: case absl:
1.1.1.8 root 376: sprintf (buffer,"$%08lx", (unsigned long)get_ilong_1 (m68kpc_offset));
1.1.1.3 root 377: m68kpc_offset += 4;
1.1 root 378: break;
379: case imm:
1.1.1.3 root 380: switch (size){
1.1 root 381: case sz_byte:
1.1.1.4 root 382: sprintf (buffer,"#$%02x", (unsigned int)(get_iword_1 (m68kpc_offset) & 0xff));
1.1.1.3 root 383: m68kpc_offset += 2;
384: break;
1.1 root 385: case sz_word:
1.1.1.4 root 386: sprintf (buffer,"#$%04x", (unsigned int)(get_iword_1 (m68kpc_offset) & 0xffff));
1.1.1.3 root 387: m68kpc_offset += 2;
388: break;
1.1 root 389: case sz_long:
1.1.1.8 root 390: sprintf (buffer,"#$%08lx", (unsigned long)(get_ilong_1 (m68kpc_offset)));
1.1.1.3 root 391: m68kpc_offset += 4;
392: break;
1.1 root 393: default:
394: break;
395: }
396: break;
397: case imm0:
1.1.1.4 root 398: offset = (uae_s32)(uae_s8)get_iword_1 (m68kpc_offset);
1.1.1.3 root 399: m68kpc_offset += 2;
400: sprintf (buffer,"#$%02x", (unsigned int)(offset & 0xff));
1.1 root 401: break;
402: case imm1:
1.1.1.4 root 403: offset = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
1.1.1.3 root 404: m68kpc_offset += 2;
405: sprintf (buffer,"#$%04x", (unsigned int)(offset & 0xffff));
1.1 root 406: break;
407: case imm2:
1.1.1.4 root 408: offset = (uae_s32)get_ilong_1 (m68kpc_offset);
1.1.1.3 root 409: m68kpc_offset += 4;
1.1.1.8 root 410: sprintf (buffer,"#$%08lx", (unsigned long)offset);
1.1 root 411: break;
412: case immi:
1.1.1.3 root 413: offset = (uae_s32)(uae_s8)(reg & 0xff);
1.1.1.8 root 414: sprintf (buffer,"#$%08lx", (unsigned long)offset);
1.1 root 415: break;
416: default:
417: break;
418: }
1.1.1.2 root 419: if (buf == 0)
1.1.1.3 root 420: printf ("%s", buffer);
1.1.1.2 root 421: else
1.1.1.4 root 422: strcat (buf, buffer);
1.1.1.2 root 423: return offset;
1.1 root 424: }
425:
1.1.1.3 root 426: /* The plan is that this will take over the job of exception 3 handling -
427: * the CPU emulation functions will just do a longjmp to m68k_go whenever
428: * they hit an odd address. */
1.1.1.4 root 429: static int verify_ea (int reg, amodes mode, wordsizes size, uae_u32 *val)
1.1.1.3 root 430: {
431: uae_u16 dp;
432: uae_s8 disp8;
433: uae_s16 disp16;
434: int r;
435: uae_u32 dispreg;
436: uaecptr addr;
437: uae_s32 offset = 0;
438:
439: switch (mode){
440: case Dreg:
441: *val = m68k_dreg (regs, reg);
442: return 1;
443: case Areg:
444: *val = m68k_areg (regs, reg);
445: return 1;
446:
447: case Aind:
448: case Aipi:
449: addr = m68k_areg (regs, reg);
450: break;
451: case Apdi:
452: addr = m68k_areg (regs, reg);
453: break;
454: case Ad16:
1.1.1.4 root 455: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 456: addr = m68k_areg(regs,reg) + (uae_s16)disp16;
457: break;
458: case Ad8r:
459: addr = m68k_areg (regs, reg);
460: d8r_common:
1.1.1.4 root 461: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 462: disp8 = dp & 0xFF;
463: r = (dp & 0x7000) >> 12;
464: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
465: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
466: dispreg <<= (dp >> 9) & 3;
467:
468: if (dp & 0x100) {
469: uae_s32 outer = 0, disp = 0;
470: uae_s32 base = addr;
471: if (dp & 0x80) base = 0;
472: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 473: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
474: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 475: base += disp;
476:
1.1.1.4 root 477: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
478: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 479:
480: if (!(dp & 4)) base += dispreg;
481: if (dp & 3) base = get_long (base);
482: if (dp & 4) base += dispreg;
483:
484: addr = base + outer;
485: } else {
486: addr += (uae_s32)((uae_s8)disp8) + dispreg;
487: }
488: break;
489: case PC16:
1.1.1.4 root 490: addr = m68k_getpc () + m68kpc_offset;
491: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 492: addr += (uae_s16)disp16;
493: break;
494: case PC8r:
1.1.1.4 root 495: addr = m68k_getpc () + m68kpc_offset;
1.1.1.3 root 496: goto d8r_common;
497: case absw:
1.1.1.4 root 498: addr = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
1.1.1.3 root 499: m68kpc_offset += 2;
500: break;
501: case absl:
1.1.1.4 root 502: addr = get_ilong_1 (m68kpc_offset);
1.1.1.3 root 503: m68kpc_offset += 4;
504: break;
505: case imm:
506: switch (size){
507: case sz_byte:
1.1.1.4 root 508: *val = get_iword_1 (m68kpc_offset) & 0xff;
1.1.1.3 root 509: m68kpc_offset += 2;
510: break;
511: case sz_word:
1.1.1.4 root 512: *val = get_iword_1 (m68kpc_offset) & 0xffff;
1.1.1.3 root 513: m68kpc_offset += 2;
514: break;
515: case sz_long:
1.1.1.4 root 516: *val = get_ilong_1 (m68kpc_offset);
1.1.1.3 root 517: m68kpc_offset += 4;
518: break;
519: default:
520: break;
521: }
522: return 1;
523: case imm0:
524: *val = (uae_s32)(uae_s8)get_iword_1 (m68kpc_offset);
525: m68kpc_offset += 2;
526: return 1;
527: case imm1:
528: *val = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
529: m68kpc_offset += 2;
530: return 1;
531: case imm2:
532: *val = get_ilong_1 (m68kpc_offset);
533: m68kpc_offset += 4;
534: return 1;
535: case immi:
536: *val = (uae_s32)(uae_s8)(reg & 0xff);
537: return 1;
538: default:
539: addr = 0;
540: break;
541: }
542: if ((addr & 1) == 0)
543: return 1;
544:
1.1.1.4 root 545: last_addr_for_exception_3 = m68k_getpc () + m68kpc_offset;
1.1.1.3 root 546: last_fault_for_exception_3 = addr;
547: return 0;
548: }
549:
1.1.1.5 root 550: uae_u32 get_disp_ea_020 (uae_u32 base, uae_u32 dp)
551: {
552: int reg = (dp >> 12) & 15;
553: uae_s32 regd = regs.regs[reg];
554: if ((dp & 0x800) == 0)
555: regd = (uae_s32)(uae_s16)regd;
556: regd <<= (dp >> 9) & 3;
557: if (dp & 0x100) {
558: uae_s32 outer = 0;
559: if (dp & 0x80) base = 0;
560: if (dp & 0x40) regd = 0;
561:
562: if ((dp & 0x30) == 0x20) base += (uae_s32)(uae_s16)next_iword();
563: if ((dp & 0x30) == 0x30) base += next_ilong();
564:
565: if ((dp & 0x3) == 0x2) outer = (uae_s32)(uae_s16)next_iword();
566: if ((dp & 0x3) == 0x3) outer = next_ilong();
567:
568: if ((dp & 0x4) == 0) base += regd;
569: if (dp & 0x3) base = get_long (base);
570: if (dp & 0x4) base += regd;
571:
572: return base + outer;
573: } else {
574: return base + (uae_s32)((uae_s8)dp) + regd;
575: }
576: }
577:
578: uae_u32 get_disp_ea_000 (uae_u32 base, uae_u32 dp)
579: {
580: int reg = (dp >> 12) & 15;
581: uae_s32 regd = regs.regs[reg];
582: #if 1
583: if ((dp & 0x800) == 0)
584: regd = (uae_s32)(uae_s16)regd;
585: return base + (uae_s8)dp + regd;
586: #else
587: /* Branch-free code... benchmark this again now that
588: * things are no longer inline. */
589: uae_s32 regd16;
590: uae_u32 mask;
591: mask = ((dp & 0x800) >> 11) - 1;
592: regd16 = (uae_s32)(uae_s16)regd;
593: regd16 &= mask;
594: mask = ~mask;
595: base += (uae_s8)dp;
596: regd &= mask;
597: regd |= regd16;
598: return base + regd;
599: #endif
600: }
601:
1.1.1.4 root 602: void MakeSR (void)
1.1 root 603: {
604: #if 0
605: assert((regs.t1 & 1) == regs.t1);
606: assert((regs.t0 & 1) == regs.t0);
607: assert((regs.s & 1) == regs.s);
608: assert((regs.m & 1) == regs.m);
609: assert((XFLG & 1) == XFLG);
610: assert((NFLG & 1) == NFLG);
611: assert((ZFLG & 1) == ZFLG);
612: assert((VFLG & 1) == VFLG);
613: assert((CFLG & 1) == CFLG);
614: #endif
615: regs.sr = ((regs.t1 << 15) | (regs.t0 << 14)
616: | (regs.s << 13) | (regs.m << 12) | (regs.intmask << 8)
1.1.1.6 root 617: | (GET_XFLG << 4) | (GET_NFLG << 3) | (GET_ZFLG << 2) | (GET_VFLG << 1)
618: | GET_CFLG);
1.1 root 619: }
620:
1.1.1.4 root 621: void MakeFromSR (void)
1.1 root 622: {
623: int oldm = regs.m;
624: int olds = regs.s;
625:
626: regs.t1 = (regs.sr >> 15) & 1;
627: regs.t0 = (regs.sr >> 14) & 1;
628: regs.s = (regs.sr >> 13) & 1;
629: regs.m = (regs.sr >> 12) & 1;
630: regs.intmask = (regs.sr >> 8) & 7;
1.1.1.6 root 631: SET_XFLG ((regs.sr >> 4) & 1);
632: SET_NFLG ((regs.sr >> 3) & 1);
633: SET_ZFLG ((regs.sr >> 2) & 1);
634: SET_VFLG ((regs.sr >> 1) & 1);
635: SET_CFLG (regs.sr & 1);
1.1.1.3 root 636: if (currprefs.cpu_level >= 2) {
1.1 root 637: if (olds != regs.s) {
1.1.1.3 root 638: if (olds) {
639: if (oldm)
640: regs.msp = m68k_areg(regs, 7);
641: else
642: regs.isp = m68k_areg(regs, 7);
643: m68k_areg(regs, 7) = regs.usp;
644: } else {
645: regs.usp = m68k_areg(regs, 7);
646: m68k_areg(regs, 7) = regs.m ? regs.msp : regs.isp;
647: }
1.1 root 648: } else if (olds && oldm != regs.m) {
649: if (oldm) {
1.1.1.2 root 650: regs.msp = m68k_areg(regs, 7);
651: m68k_areg(regs, 7) = regs.isp;
652: } else {
653: regs.isp = m68k_areg(regs, 7);
654: m68k_areg(regs, 7) = regs.msp;
1.1 root 655: }
656: }
657: } else {
658: if (olds != regs.s) {
1.1.1.3 root 659: if (olds) {
660: regs.isp = m68k_areg(regs, 7);
661: m68k_areg(regs, 7) = regs.usp;
662: } else {
663: regs.usp = m68k_areg(regs, 7);
664: m68k_areg(regs, 7) = regs.isp;
665: }
666: }
1.1 root 667: }
1.1.1.3 root 668:
1.1 root 669: regs.spcflags |= SPCFLAG_INT;
670: if (regs.t1 || regs.t0)
1.1.1.3 root 671: regs.spcflags |= SPCFLAG_TRACE;
1.1 root 672: else
1.1.1.3 root 673: regs.spcflags &= ~(SPCFLAG_TRACE | SPCFLAG_DOTRACE);
1.1 root 674: }
675:
1.1.1.3 root 676: void Exception(int nr, uaecptr oldpc)
1.1 root 677: {
1.1.1.2 root 678: compiler_flush_jsr_stack();
1.1 root 679: MakeSR();
680: if (!regs.s) {
1.1.1.2 root 681: regs.usp = m68k_areg(regs, 7);
1.1.1.3 root 682: if (currprefs.cpu_level >= 2)
683: m68k_areg(regs, 7) = regs.m ? regs.msp : regs.isp;
684: else
685: m68k_areg(regs, 7) = regs.isp;
1.1 root 686: regs.s = 1;
687: }
1.1.1.3 root 688: if (currprefs.cpu_level > 0) {
1.1 root 689: if (nr == 2 || nr == 3) {
690: int i;
1.1.1.3 root 691: /* @@@ this is probably wrong (?) */
1.1 root 692: for (i = 0 ; i < 12 ; i++) {
1.1.1.2 root 693: m68k_areg(regs, 7) -= 2;
694: put_word (m68k_areg(regs, 7), 0);
1.1 root 695: }
1.1.1.2 root 696: m68k_areg(regs, 7) -= 2;
697: put_word (m68k_areg(regs, 7), 0xa000 + nr * 4);
1.1 root 698: } else if (nr ==5 || nr == 6 || nr == 7 || nr == 9) {
1.1.1.3 root 699: m68k_areg(regs, 7) -= 4;
700: put_long (m68k_areg(regs, 7), oldpc);
701: m68k_areg(regs, 7) -= 2;
702: put_word (m68k_areg(regs, 7), 0x2000 + nr * 4);
703: } else if (regs.m && nr >= 24 && nr < 32) {
704: m68k_areg(regs, 7) -= 2;
705: put_word (m68k_areg(regs, 7), nr * 4);
706: m68k_areg(regs, 7) -= 4;
707: put_long (m68k_areg(regs, 7), m68k_getpc ());
708: m68k_areg(regs, 7) -= 2;
709: put_word (m68k_areg(regs, 7), regs.sr);
710: regs.sr |= (1 << 13);
711: regs.msp = m68k_areg(regs, 7);
712: m68k_areg(regs, 7) = regs.isp;
713: m68k_areg(regs, 7) -= 2;
714: put_word (m68k_areg(regs, 7), 0x1000 + nr * 4);
715: } else {
716: m68k_areg(regs, 7) -= 2;
717: put_word (m68k_areg(regs, 7), nr * 4);
718: }
719: } else {
720: if (nr == 2 || nr == 3) {
721: m68k_areg(regs, 7) -= 12;
722: /* ??????? */
723: if (nr == 3) {
724: put_long (m68k_areg(regs, 7), last_fault_for_exception_3);
725: put_word (m68k_areg(regs, 7)+4, last_op_for_exception_3);
726: put_long (m68k_areg(regs, 7)+8, last_addr_for_exception_3);
727: }
728: write_log ("Exception!\n");
729: goto kludge_me_do;
730: }
1.1 root 731: }
1.1.1.2 root 732: m68k_areg(regs, 7) -= 4;
733: put_long (m68k_areg(regs, 7), m68k_getpc ());
1.1.1.3 root 734: kludge_me_do:
1.1.1.2 root 735: m68k_areg(regs, 7) -= 2;
736: put_word (m68k_areg(regs, 7), regs.sr);
1.1.1.3 root 737: m68k_setpc (get_long (regs.vbr + 4*nr));
738: fill_prefetch_0 ();
1.1 root 739: regs.t1 = regs.t0 = regs.m = 0;
740: regs.spcflags &= ~(SPCFLAG_TRACE | SPCFLAG_DOTRACE);
741: }
742:
743: static void Interrupt(int nr)
744: {
745: assert(nr < 8 && nr >= 0);
746: lastint_regs = regs;
747: lastint_no = nr;
748: Exception(nr+24, 0);
1.1.1.3 root 749:
1.1 root 750: regs.intmask = nr;
751: regs.spcflags |= SPCFLAG_INT;
752: }
753:
754: static int caar, cacr;
755:
1.1.1.9 root 756: int m68k_move2c (int regno, uae_u32 *regp)
1.1 root 757: {
1.1.1.9 root 758: if (currprefs.cpu_level == 1 && (regno & 0x7FF) > 1) {
1.1 root 759: op_illg (0x4E7B);
1.1.1.9 root 760: return 0;
761: } else
1.1 root 762: switch (regno) {
763: case 0: regs.sfc = *regp & 7; break;
764: case 1: regs.dfc = *regp & 7; break;
765: case 2: cacr = *regp & 0x3; break; /* ignore C and CE */
766: case 0x800: regs.usp = *regp; break;
767: case 0x801: regs.vbr = *regp; break;
768: case 0x802: caar = *regp &0xfc; break;
1.1.1.2 root 769: case 0x803: regs.msp = *regp; if (regs.m == 1) m68k_areg(regs, 7) = regs.msp; break;
770: case 0x804: regs.isp = *regp; if (regs.m == 0) m68k_areg(regs, 7) = regs.isp; break;
1.1 root 771: default:
772: op_illg (0x4E7B);
1.1.1.9 root 773: return 0;
1.1 root 774: }
1.1.1.9 root 775: return 1;
1.1 root 776: }
777:
1.1.1.9 root 778: int m68k_movec2 (int regno, uae_u32 *regp)
1.1 root 779: {
1.1.1.9 root 780: if (currprefs.cpu_level == 1 && (regno & 0x7FF) > 1) {
1.1 root 781: op_illg (0x4E7A);
1.1.1.9 root 782: return 0;
783: } else
1.1 root 784: switch (regno) {
785: case 0: *regp = regs.sfc; break;
786: case 1: *regp = regs.dfc; break;
787: case 2: *regp = cacr; break;
788: case 0x800: *regp = regs.usp; break;
789: case 0x801: *regp = regs.vbr; break;
790: case 0x802: *regp = caar; break;
1.1.1.2 root 791: case 0x803: *regp = regs.m == 1 ? m68k_areg(regs, 7) : regs.msp; break;
792: case 0x804: *regp = regs.m == 0 ? m68k_areg(regs, 7) : regs.isp; break;
1.1 root 793: default:
794: op_illg (0x4E7A);
1.1.1.9 root 795: return 0;
1.1 root 796: }
1.1.1.9 root 797: return 1;
1.1 root 798: }
799:
1.1.1.8 root 800: STATIC_INLINE int
1.1.1.3 root 801: div_unsigned(uae_u32 src_hi, uae_u32 src_lo, uae_u32 div, uae_u32 *quot, uae_u32 *rem)
1.1 root 802: {
1.1.1.3 root 803: uae_u32 q = 0, cbit = 0;
1.1 root 804: int i;
805:
806: if (div <= src_hi) {
1.1.1.4 root 807: return 1;
1.1 root 808: }
809: for (i = 0 ; i < 32 ; i++) {
1.1.1.2 root 810: cbit = src_hi & 0x80000000ul;
1.1 root 811: src_hi <<= 1;
1.1.1.2 root 812: if (src_lo & 0x80000000ul) src_hi++;
1.1 root 813: src_lo <<= 1;
814: q = q << 1;
815: if (cbit || div <= src_hi) {
816: q |= 1;
817: src_hi -= div;
818: }
819: }
820: *quot = q;
821: *rem = src_hi;
1.1.1.4 root 822: return 0;
1.1 root 823: }
824:
1.1.1.3 root 825: void m68k_divl (uae_u32 opcode, uae_u32 src, uae_u16 extra, uaecptr oldpc)
1.1 root 826: {
1.1.1.3 root 827: #if defined(uae_s64)
1.1 root 828: if (src == 0) {
1.1.1.4 root 829: Exception (5, oldpc);
1.1 root 830: return;
831: }
832: if (extra & 0x800) {
833: /* signed variant */
1.1.1.3 root 834: uae_s64 a = (uae_s64)(uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
835: uae_s64 quot, rem;
836:
1.1 root 837: if (extra & 0x400) {
1.1.1.3 root 838: a &= 0xffffffffu;
839: a |= (uae_s64)m68k_dreg(regs, extra & 7) << 32;
1.1 root 840: }
1.1.1.3 root 841: rem = a % (uae_s64)(uae_s32)src;
842: quot = a / (uae_s64)(uae_s32)src;
843: if ((quot & UVAL64(0xffffffff80000000)) != 0
844: && (quot & UVAL64(0xffffffff80000000)) != UVAL64(0xffffffff80000000))
845: {
1.1.1.6 root 846: SET_VFLG (1);
847: SET_NFLG (1);
848: SET_CFLG (0);
1.1.1.4 root 849: } else {
1.1.1.3 root 850: if (((uae_s32)rem < 0) != ((uae_s64)a < 0)) rem = -rem;
1.1.1.6 root 851: SET_VFLG (0);
852: SET_CFLG (0);
853: SET_ZFLG (((uae_s32)quot) == 0);
854: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 855: m68k_dreg(regs, extra & 7) = rem;
856: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 857: }
858: } else {
859: /* unsigned */
1.1.1.3 root 860: uae_u64 a = (uae_u64)(uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
861: uae_u64 quot, rem;
862:
1.1 root 863: if (extra & 0x400) {
1.1.1.3 root 864: a &= 0xffffffffu;
865: a |= (uae_u64)m68k_dreg(regs, extra & 7) << 32;
1.1 root 866: }
1.1.1.3 root 867: rem = a % (uae_u64)src;
868: quot = a / (uae_u64)src;
869: if (quot > 0xffffffffu) {
1.1.1.6 root 870: SET_VFLG (1);
871: SET_NFLG (1);
872: SET_CFLG (0);
1.1.1.4 root 873: } else {
1.1.1.6 root 874: SET_VFLG (0);
875: SET_CFLG (0);
876: SET_ZFLG (((uae_s32)quot) == 0);
877: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 878: m68k_dreg(regs, extra & 7) = rem;
879: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 880: }
881: }
882: #else
883: if (src == 0) {
1.1.1.4 root 884: Exception (5, oldpc);
1.1 root 885: return;
886: }
887: if (extra & 0x800) {
888: /* signed variant */
1.1.1.3 root 889: uae_s32 lo = (uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
890: uae_s32 hi = lo < 0 ? -1 : 0;
891: uae_s32 save_high;
892: uae_u32 quot, rem;
893: uae_u32 sign;
894:
1.1 root 895: if (extra & 0x400) {
1.1.1.3 root 896: hi = (uae_s32)m68k_dreg(regs, extra & 7);
1.1 root 897: }
898: save_high = hi;
899: sign = (hi ^ src);
900: if (hi < 0) {
1.1.1.4 root 901: hi = ~hi;
902: lo = -lo;
903: if (lo == 0) hi++;
1.1 root 904: }
1.1.1.3 root 905: if ((uae_s32)src < 0) src = -src;
1.1 root 906: if (div_unsigned(hi, lo, src, ", &rem) ||
907: (sign & 0x80000000) ? quot > 0x80000000 : quot > 0x7fffffff) {
1.1.1.6 root 908: SET_VFLG (1);
909: SET_NFLG (1);
910: SET_CFLG (0);
1.1.1.4 root 911: } else {
1.1 root 912: if (sign & 0x80000000) quot = -quot;
1.1.1.3 root 913: if (((uae_s32)rem < 0) != (save_high < 0)) rem = -rem;
1.1.1.6 root 914: SET_VFLG (0);
915: SET_CFLG (0);
916: SET_ZFLG (((uae_s32)quot) == 0);
917: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 918: m68k_dreg(regs, extra & 7) = rem;
919: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 920: }
921: } else {
922: /* unsigned */
1.1.1.3 root 923: uae_u32 lo = (uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
924: uae_u32 hi = 0;
925: uae_u32 quot, rem;
926:
1.1 root 927: if (extra & 0x400) {
1.1.1.3 root 928: hi = (uae_u32)m68k_dreg(regs, extra & 7);
1.1 root 929: }
930: if (div_unsigned(hi, lo, src, ", &rem)) {
1.1.1.6 root 931: SET_VFLG (1);
932: SET_NFLG (1);
933: SET_CFLG (0);
1.1.1.4 root 934: } else {
1.1.1.6 root 935: SET_VFLG (0);
936: SET_CFLG (0);
937: SET_ZFLG (((uae_s32)quot) == 0);
938: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 939: m68k_dreg(regs, extra & 7) = rem;
940: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 941: }
942: }
943: #endif
944: }
945:
1.1.1.8 root 946: STATIC_INLINE void
1.1.1.3 root 947: mul_unsigned(uae_u32 src1, uae_u32 src2, uae_u32 *dst_hi, uae_u32 *dst_lo)
1.1 root 948: {
1.1.1.3 root 949: uae_u32 r0 = (src1 & 0xffff) * (src2 & 0xffff);
950: uae_u32 r1 = ((src1 >> 16) & 0xffff) * (src2 & 0xffff);
951: uae_u32 r2 = (src1 & 0xffff) * ((src2 >> 16) & 0xffff);
952: uae_u32 r3 = ((src1 >> 16) & 0xffff) * ((src2 >> 16) & 0xffff);
953: uae_u32 lo;
954:
955: lo = r0 + ((r1 << 16) & 0xffff0000ul);
956: if (lo < r0) r3++;
957: r0 = lo;
958: lo = r0 + ((r2 << 16) & 0xffff0000ul);
959: if (lo < r0) r3++;
960: r3 += ((r1 >> 16) & 0xffff) + ((r2 >> 16) & 0xffff);
1.1 root 961: *dst_lo = lo;
962: *dst_hi = r3;
963: }
964:
1.1.1.3 root 965: void m68k_mull (uae_u32 opcode, uae_u32 src, uae_u16 extra)
1.1 root 966: {
1.1.1.3 root 967: #if defined(uae_s64)
1.1 root 968: if (extra & 0x800) {
969: /* signed variant */
1.1.1.3 root 970: uae_s64 a = (uae_s64)(uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
1.1 root 971:
1.1.1.3 root 972: a *= (uae_s64)(uae_s32)src;
1.1.1.6 root 973: SET_VFLG (0);
974: SET_CFLG (0);
975: SET_ZFLG (a == 0);
976: SET_NFLG (a < 0);
1.1 root 977: if (extra & 0x400)
1.1.1.2 root 978: m68k_dreg(regs, extra & 7) = a >> 32;
1.1.1.3 root 979: else if ((a & UVAL64(0xffffffff80000000)) != 0
980: && (a & UVAL64(0xffffffff80000000)) != UVAL64(0xffffffff80000000))
981: {
1.1.1.6 root 982: SET_VFLG (1);
1.1 root 983: }
1.1.1.3 root 984: m68k_dreg(regs, (extra >> 12) & 7) = (uae_u32)a;
1.1 root 985: } else {
986: /* unsigned */
1.1.1.3 root 987: uae_u64 a = (uae_u64)(uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
988:
989: a *= (uae_u64)src;
1.1.1.6 root 990: SET_VFLG (0);
991: SET_CFLG (0);
992: SET_ZFLG (a == 0);
993: SET_NFLG (((uae_s64)a) < 0);
1.1 root 994: if (extra & 0x400)
1.1.1.2 root 995: m68k_dreg(regs, extra & 7) = a >> 32;
1.1.1.3 root 996: else if ((a & UVAL64(0xffffffff00000000)) != 0) {
1.1.1.6 root 997: SET_VFLG (1);
1.1 root 998: }
1.1.1.3 root 999: m68k_dreg(regs, (extra >> 12) & 7) = (uae_u32)a;
1.1 root 1000: }
1001: #else
1002: if (extra & 0x800) {
1003: /* signed variant */
1.1.1.3 root 1004: uae_s32 src1,src2;
1005: uae_u32 dst_lo,dst_hi;
1006: uae_u32 sign;
1.1 root 1007:
1.1.1.3 root 1008: src1 = (uae_s32)src;
1009: src2 = (uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
1.1 root 1010: sign = (src1 ^ src2);
1011: if (src1 < 0) src1 = -src1;
1012: if (src2 < 0) src2 = -src2;
1.1.1.3 root 1013: mul_unsigned((uae_u32)src1,(uae_u32)src2,&dst_hi,&dst_lo);
1.1 root 1014: if (sign & 0x80000000) {
1015: dst_hi = ~dst_hi;
1016: dst_lo = -dst_lo;
1017: if (dst_lo == 0) dst_hi++;
1018: }
1.1.1.6 root 1019: SET_VFLG (0);
1020: SET_CFLG (0);
1021: SET_ZFLG (dst_hi == 0 && dst_lo == 0);
1022: SET_NFLG (((uae_s32)dst_hi) < 0);
1.1 root 1023: if (extra & 0x400)
1.1.1.2 root 1024: m68k_dreg(regs, extra & 7) = dst_hi;
1.1.1.3 root 1025: else if ((dst_hi != 0 || (dst_lo & 0x80000000) != 0)
1026: && ((dst_hi & 0xffffffff) != 0xffffffff
1027: || (dst_lo & 0x80000000) != 0x80000000))
1028: {
1.1.1.6 root 1029: SET_VFLG (1);
1.1 root 1030: }
1.1.1.2 root 1031: m68k_dreg(regs, (extra >> 12) & 7) = dst_lo;
1.1 root 1032: } else {
1033: /* unsigned */
1.1.1.3 root 1034: uae_u32 dst_lo,dst_hi;
1035:
1036: mul_unsigned(src,(uae_u32)m68k_dreg(regs, (extra >> 12) & 7),&dst_hi,&dst_lo);
1.1 root 1037:
1.1.1.6 root 1038: SET_VFLG (0);
1039: SET_CFLG (0);
1040: SET_ZFLG (dst_hi == 0 && dst_lo == 0);
1041: SET_NFLG (((uae_s32)dst_hi) < 0);
1.1 root 1042: if (extra & 0x400)
1.1.1.2 root 1043: m68k_dreg(regs, extra & 7) = dst_hi;
1.1 root 1044: else if (dst_hi != 0) {
1.1.1.6 root 1045: SET_VFLG (1);
1.1 root 1046: }
1.1.1.2 root 1047: m68k_dreg(regs, (extra >> 12) & 7) = dst_lo;
1.1 root 1048: }
1049: #endif
1050: }
1051: static char* ccnames[] =
1052: { "T ","F ","HI","LS","CC","CS","NE","EQ",
1053: "VC","VS","PL","MI","GE","LT","GT","LE" };
1054:
1.1.1.4 root 1055: void m68k_reset (void)
1.1 root 1056: {
1.1.1.3 root 1057: m68k_areg (regs, 7) = get_long (0x00f80000);
1058: m68k_setpc (get_long (0x00f80004));
1059: fill_prefetch_0 ();
1.1.1.2 root 1060: regs.kick_mask = 0xF80000;
1.1 root 1061: regs.s = 1;
1062: regs.m = 0;
1063: regs.stopped = 0;
1064: regs.t1 = 0;
1065: regs.t0 = 0;
1.1.1.6 root 1066: SET_ZFLG (0);
1067: SET_XFLG (0);
1068: SET_CFLG (0);
1069: SET_VFLG (0);
1070: SET_NFLG (0);
1.1 root 1071: regs.spcflags = 0;
1072: regs.intmask = 7;
1073: regs.vbr = regs.sfc = regs.dfc = 0;
1074: regs.fpcr = regs.fpsr = regs.fpiar = 0;
1075: }
1076:
1.1.1.4 root 1077: unsigned long REGPARAM2 op_illg (uae_u32 opcode)
1.1 root 1078: {
1.1.1.3 root 1079: uaecptr pc = m68k_getpc ();
1.1.1.4 root 1080:
1.1.1.3 root 1081: if (cloanto_rom && (opcode & 0xF100) == 0x7100) {
1082: m68k_dreg (regs, (opcode >> 9) & 7) = (uae_s8)(opcode & 0xFF);
1083: m68k_incpc (2);
1084: fill_prefetch_0 ();
1.1.1.4 root 1085: return 4;
1.1.1.3 root 1086: }
1087:
1088: compiler_flush_jsr_stack ();
1089: if (opcode == 0x4E7B && get_long (0x10) == 0 && (pc & 0xF80000) == 0xF80000) {
1.1.1.4 root 1090: write_log ("Your Kickstart requires a 68020 CPU. Giving up.\n");
1.1.1.3 root 1091: broken_in = 1;
1.1 root 1092: regs.spcflags |= SPCFLAG_BRK;
1093: quit_program = 1;
1094: }
1.1.1.2 root 1095: if (opcode == 0xFF0D) {
1.1.1.3 root 1096: if ((pc & 0xF80000) == 0xF80000) {
1.1.1.2 root 1097: /* This is from the dummy Kickstart replacement */
1.1.1.3 root 1098: uae_u16 arg = get_iword (2);
1099: m68k_incpc (4);
1100: ersatz_perform (arg);
1101: fill_prefetch_0 ();
1.1.1.4 root 1102: return 4;
1.1.1.3 root 1103: } else if ((pc & 0xF80000) == 0xF00000) {
1.1.1.2 root 1104: /* User-mode STOP replacement */
1.1.1.3 root 1105: m68k_setstopped (1);
1.1.1.4 root 1106: return 4;
1.1.1.2 root 1107: }
1.1 root 1108: }
1.1.1.3 root 1109:
1110: if ((opcode & 0xF000) == 0xA000 && (pc & 0xF80000) == 0xF00000) {
1111: /* Calltrap. */
1112: m68k_incpc(2);
1113: call_calltrap (opcode & 0xFFF);
1114: fill_prefetch_0 ();
1.1.1.4 root 1115: return 4;
1.1.1.3 root 1116: }
1117:
1.1 root 1118: if ((opcode & 0xF000) == 0xF000) {
1119: Exception(0xB,0);
1.1.1.4 root 1120: return 4;
1.1 root 1121: }
1122: if ((opcode & 0xF000) == 0xA000) {
1.1.1.3 root 1123: if ((pc & 0xF80000) == 0xF00000) {
1124: /* Calltrap. */
1125: call_calltrap (opcode & 0xFFF);
1126: }
1127: Exception(0xA,0);
1.1.1.4 root 1128: return 4;
1.1 root 1129: }
1.1.1.10! root 1130: #if 0
1.1.1.4 root 1131: write_log ("Illegal instruction: %04x at %08lx\n", opcode, pc);
1.1.1.10! root 1132: #endif
1.1.1.3 root 1133: Exception (4,0);
1.1.1.4 root 1134: return 4;
1.1 root 1135: }
1136:
1.1.1.3 root 1137: void mmu_op(uae_u32 opcode, uae_u16 extra)
1.1 root 1138: {
1139: if ((extra & 0xB000) == 0) { /* PMOVE instruction */
1140:
1141: } else if ((extra & 0xF000) == 0x2000) { /* PLOAD instruction */
1142: } else if ((extra & 0xF000) == 0x8000) { /* PTEST instruction */
1143: } else
1.1.1.3 root 1144: op_illg (opcode);
1.1 root 1145: }
1146:
1.1.1.4 root 1147: static int n_insns = 0, n_spcinsns = 0;
1.1 root 1148:
1.1.1.3 root 1149: static uaecptr last_trace_ad = 0;
1.1 root 1150:
1.1.1.7 root 1151: static void do_trace (void)
1.1 root 1152: {
1.1.1.7 root 1153: if (regs.t0) {
1154: uae_u16 opcode;
1155: /* should also include TRAP, CHK, SR modification FPcc */
1156: /* probably never used so why bother */
1157: /* We can afford this to be inefficient... */
1158: m68k_setpc (m68k_getpc ());
1159: fill_prefetch_0 ();
1160: opcode = get_word (regs.pc);
1161: if (opcode == 0x4e72 /* RTE */
1162: || opcode == 0x4e74 /* RTD */
1163: || opcode == 0x4e75 /* RTS */
1164: || opcode == 0x4e77 /* RTR */
1165: || opcode == 0x4e76 /* TRAPV */
1166: || (opcode & 0xffc0) == 0x4e80 /* JSR */
1167: || (opcode & 0xffc0) == 0x4ec0 /* JMP */
1168: || (opcode & 0xff00) == 0x6100 /* BSR */
1169: || ((opcode & 0xf000) == 0x6000 /* Bcc */
1170: && cctrue((opcode >> 8) & 0xf))
1171: || ((opcode & 0xf0f0) == 0x5050 /* DBcc */
1172: && !cctrue((opcode >> 8) & 0xf)
1173: && (uae_s16)m68k_dreg(regs, opcode & 7) != 0))
1174: {
1.1.1.4 root 1175: last_trace_ad = m68k_getpc ();
1.1 root 1176: regs.spcflags &= ~SPCFLAG_TRACE;
1177: regs.spcflags |= SPCFLAG_DOTRACE;
1178: }
1.1.1.7 root 1179: } else if (regs.t1) {
1180: last_trace_ad = m68k_getpc ();
1181: regs.spcflags &= ~SPCFLAG_TRACE;
1182: regs.spcflags |= SPCFLAG_DOTRACE;
1.1 root 1183: }
1184: }
1185:
1.1.1.7 root 1186:
1.1.1.3 root 1187: static int do_specialties (void)
1.1 root 1188: {
1.1.1.9 root 1189: if (regs.spcflags & SPCFLAG_COPPER)
1190: do_copper ();
1191:
1.1.1.3 root 1192: /*n_spcinsns++;*/
1193: while (regs.spcflags & SPCFLAG_BLTNASTY) {
1.1.1.4 root 1194: do_cycles (4);
1.1.1.9 root 1195: if (regs.spcflags & SPCFLAG_COPPER)
1196: do_copper ();
1.1.1.3 root 1197: }
1.1.1.9 root 1198:
1.1.1.3 root 1199: run_compiled_code();
1200: if (regs.spcflags & SPCFLAG_DOTRACE) {
1.1.1.4 root 1201: Exception (9,last_trace_ad);
1.1.1.3 root 1202: }
1203: while (regs.spcflags & SPCFLAG_STOP) {
1.1.1.4 root 1204: do_cycles (4);
1.1.1.9 root 1205: if (regs.spcflags & SPCFLAG_COPPER)
1206: do_copper ();
1.1.1.3 root 1207: if (regs.spcflags & (SPCFLAG_INT | SPCFLAG_DOINT)){
1.1.1.4 root 1208: int intr = intlev ();
1.1.1.3 root 1209: regs.spcflags &= ~(SPCFLAG_INT | SPCFLAG_DOINT);
1210: if (intr != -1 && intr > regs.intmask) {
1.1.1.4 root 1211: Interrupt (intr);
1.1.1.3 root 1212: regs.stopped = 0;
1213: regs.spcflags &= ~SPCFLAG_STOP;
1.1.1.2 root 1214: }
1.1.1.3 root 1215: }
1216: }
1.1.1.7 root 1217: if (regs.spcflags & SPCFLAG_TRACE)
1218: do_trace ();
1.1.1.4 root 1219:
1.1.1.3 root 1220: if (regs.spcflags & SPCFLAG_DOINT) {
1.1.1.4 root 1221: int intr = intlev ();
1.1.1.3 root 1222: regs.spcflags &= ~SPCFLAG_DOINT;
1223: if (intr != -1 && intr > regs.intmask) {
1.1.1.4 root 1224: Interrupt (intr);
1.1.1.3 root 1225: regs.stopped = 0;
1226: }
1227: }
1228: if (regs.spcflags & SPCFLAG_INT) {
1229: regs.spcflags &= ~SPCFLAG_INT;
1230: regs.spcflags |= SPCFLAG_DOINT;
1231: }
1.1.1.4 root 1232: if (regs.spcflags & (SPCFLAG_BRK | SPCFLAG_MODE_CHANGE)) {
1233: regs.spcflags &= ~(SPCFLAG_BRK | SPCFLAG_MODE_CHANGE);
1.1.1.3 root 1234: return 1;
1.1.1.2 root 1235: }
1.1.1.3 root 1236: return 0;
1.1.1.2 root 1237: }
1238:
1.1.1.8 root 1239: /* It's really sad to have two almost identical functions for this, but we
1240: do it all for performance... :( */
1.1.1.4 root 1241: static void m68k_run_1 (void)
1.1.1.2 root 1242: {
1.1.1.3 root 1243: for (;;) {
1.1.1.4 root 1244: int cycles;
1.1.1.8 root 1245: uae_u32 opcode = get_iword_prefetch (0);
1246: #if 0
1247: if (get_ilong (0) != do_get_mem_long (®s.prefetch)) {
1248: debugging = 1;
1249: return;
1250: }
1251: #endif
1252: /* assert (!regs.stopped && !(regs.spcflags & SPCFLAG_STOP)); */
1253: /* regs_backup[backup_pointer = (backup_pointer + 1) % 16] = regs;*/
1254: #if COUNT_INSTRS == 2
1255: if (table68k[opcode].handler != -1)
1256: instrcount[table68k[opcode].handler]++;
1257: #elif COUNT_INSTRS == 1
1258: instrcount[opcode]++;
1259: #endif
1260: #if defined X86_ASSEMBLY
1261: __asm__ __volatile__("\tcall *%%ebx"
1262: : "=&a" (cycles) : "b" (cpufunctbl[opcode]), "0" (opcode)
1263: : "%edx", "%ecx",
1264: "%esi", "%edi", "%ebp", "memory", "cc");
1265: #else
1266: cycles = (*cpufunctbl[opcode])(opcode);
1267: #endif
1268: /*n_insns++;*/
1269: cycles &= cycles_mask;
1270: cycles |= cycles_val;
1271: do_cycles (cycles);
1272: if (regs.spcflags) {
1273: if (do_specialties ())
1274: return;
1275: }
1276: }
1277: }
1278:
1279: /* Same thing, but don't use prefetch to get opcode. */
1280: static void m68k_run_2 (void)
1281: {
1282: for (;;) {
1283: int cycles;
1284: uae_u32 opcode = get_iword (0);
1.1.1.3 root 1285: #if 0
1286: if (get_ilong (0) != do_get_mem_long (®s.prefetch)) {
1287: debugging = 1;
1288: return;
1289: }
1290: #endif
1.1.1.2 root 1291: /* assert (!regs.stopped && !(regs.spcflags & SPCFLAG_STOP)); */
1292: /* regs_backup[backup_pointer = (backup_pointer + 1) % 16] = regs;*/
1.1.1.3 root 1293: #if COUNT_INSTRS == 2
1.1.1.8 root 1294: if (table68k[opcode].handler != -1)
1295: instrcount[table68k[opcode].handler]++;
1.1.1.3 root 1296: #elif COUNT_INSTRS == 1
1.1.1.2 root 1297: instrcount[opcode]++;
1298: #endif
1.1.1.8 root 1299: #if defined X86_ASSEMBLY
1.1.1.3 root 1300: __asm__ __volatile__("\tcall *%%ebx"
1.1.1.4 root 1301: : "=&a" (cycles) : "b" (cpufunctbl[opcode]), "0" (opcode)
1.1.1.3 root 1302: : "%edx", "%ecx",
1303: "%esi", "%edi", "%ebp", "memory", "cc");
1.1.1.2 root 1304: #else
1.1.1.4 root 1305: cycles = (*cpufunctbl[opcode])(opcode);
1.1.1.2 root 1306: #endif
1307: /*n_insns++;*/
1.1.1.4 root 1308: cycles &= cycles_mask;
1309: cycles |= cycles_val;
1310: do_cycles (cycles);
1.1.1.2 root 1311: if (regs.spcflags) {
1.1.1.4 root 1312: if (do_specialties ())
1.1 root 1313: return;
1314: }
1315: }
1316: }
1317:
1318: #ifdef X86_ASSEMBLY
1.1.1.9 root 1319: STATIC_INLINE void m68k_run1 (void (*func)(void))
1.1 root 1320: {
1321: /* Work around compiler bug: GCC doesn't push %ebp in m68k_run_1. */
1.1.1.8 root 1322: __asm__ __volatile__ ("pushl %%ebp\n\tcall *%0\n\tpopl %%ebp"
1323: : : "r" (func) : "%eax", "%edx", "%ecx", "memory", "cc");
1.1 root 1324: }
1.1.1.2 root 1325: #else
1.1.1.8 root 1326: #define m68k_run1(F) F
1.1.1.2 root 1327: #endif
1328:
1.1.1.3 root 1329: int in_m68k_go = 0;
1.1 root 1330:
1.1.1.4 root 1331: void m68k_go (int may_quit)
1.1 root 1332: {
1.1.1.3 root 1333: if (in_m68k_go || !may_quit) {
1.1.1.4 root 1334: write_log ("Bug! m68k_go is not reentrant.\n");
1335: abort ();
1.1.1.3 root 1336: }
1.1.1.4 root 1337:
1338: reset_frame_rate_hack ();
1339: update_68k_cycles ();
1340:
1.1.1.3 root 1341: in_m68k_go++;
1342: for (;;) {
1343: if (quit_program > 0) {
1344: if (quit_program == 1)
1.1 root 1345: break;
1.1.1.3 root 1346: quit_program = 0;
1.1.1.4 root 1347: m68k_reset ();
1348: reset_all_systems ();
1349: customreset ();
1.1 root 1350: }
1.1.1.3 root 1351: if (debugging)
1.1.1.4 root 1352: debug ();
1.1.1.8 root 1353: m68k_run1 (currprefs.cpu_compatible ? m68k_run_1 : m68k_run_2);
1.1 root 1354: }
1.1.1.3 root 1355: in_m68k_go--;
1.1 root 1356: }
1357:
1.1.1.4 root 1358: static void m68k_verify (uaecptr addr, uaecptr *nextpc)
1.1 root 1359: {
1.1.1.3 root 1360: uae_u32 opcode, val;
1361: struct instr *dp;
1362:
1363: opcode = get_iword_1(0);
1364: last_op_for_exception_3 = opcode;
1365: m68kpc_offset = 2;
1366:
1.1.1.8 root 1367: if (cpufunctbl[opcode] == op_illg_1) {
1.1.1.3 root 1368: opcode = 0x4AFC;
1369: }
1370: dp = table68k + opcode;
1371:
1372: if (dp->suse) {
1373: if (!verify_ea (dp->sreg, dp->smode, dp->size, &val)) {
1374: Exception (3, 0);
1375: return;
1376: }
1377: }
1378: if (dp->duse) {
1379: if (!verify_ea (dp->dreg, dp->dmode, dp->size, &val)) {
1380: Exception (3, 0);
1381: return;
1382: }
1383: }
1384: }
1385:
1.1.1.4 root 1386: void m68k_disasm (uaecptr addr, uaecptr *nextpc, int cnt)
1.1.1.3 root 1387: {
1388: uaecptr newpc = 0;
1.1.1.4 root 1389: m68kpc_offset = addr - m68k_getpc ();
1390: while (cnt-- > 0) {
1.1 root 1391: char instrname[20],*ccpt;
1392: int opwords;
1.1.1.3 root 1393: uae_u32 opcode;
1.1 root 1394: struct mnemolookup *lookup;
1395: struct instr *dp;
1.1.1.4 root 1396: printf ("%08lx: ", m68k_getpc () + m68kpc_offset);
1.1.1.3 root 1397: for (opwords = 0; opwords < 5; opwords++){
1.1.1.4 root 1398: printf ("%04x ", get_iword_1 (m68kpc_offset + opwords*2));
1.1 root 1399: }
1.1.1.4 root 1400: opcode = get_iword_1 (m68kpc_offset);
1.1.1.3 root 1401: m68kpc_offset += 2;
1.1.1.8 root 1402: if (cpufunctbl[opcode] == op_illg_1) {
1.1 root 1403: opcode = 0x4AFC;
1404: }
1405: dp = table68k + opcode;
1406: for (lookup = lookuptab;lookup->mnemo != dp->mnemo; lookup++)
1407: ;
1.1.1.3 root 1408:
1.1.1.4 root 1409: strcpy (instrname, lookup->name);
1410: ccpt = strstr (instrname, "cc");
1.1 root 1411: if (ccpt != 0) {
1.1.1.4 root 1412: strncpy (ccpt, ccnames[dp->cc], 2);
1.1 root 1413: }
1.1.1.3 root 1414: printf ("%s", instrname);
1415: switch (dp->size){
1416: case sz_byte: printf (".B "); break;
1417: case sz_word: printf (".W "); break;
1418: case sz_long: printf (".L "); break;
1419: default: printf (" "); break;
1.1 root 1420: }
1421:
1422: if (dp->suse) {
1.1.1.4 root 1423: newpc = m68k_getpc () + m68kpc_offset;
1424: newpc += ShowEA (dp->sreg, dp->smode, dp->size, 0);
1.1 root 1425: }
1426: if (dp->suse && dp->duse)
1.1.1.3 root 1427: printf (",");
1.1 root 1428: if (dp->duse) {
1.1.1.4 root 1429: newpc = m68k_getpc () + m68kpc_offset;
1430: newpc += ShowEA (dp->dreg, dp->dmode, dp->size, 0);
1.1 root 1431: }
1432: if (ccpt != 0) {
1433: if (cctrue(dp->cc))
1.1.1.4 root 1434: printf (" == %08lx (TRUE)", newpc);
1.1.1.3 root 1435: else
1.1.1.4 root 1436: printf (" == %08lx (FALSE)", newpc);
1.1 root 1437: } else if ((opcode & 0xff00) == 0x6100) /* BSR */
1.1.1.4 root 1438: printf (" == %08lx", newpc);
1.1.1.3 root 1439: printf ("\n");
1.1 root 1440: }
1.1.1.4 root 1441: if (nextpc)
1442: *nextpc = m68k_getpc () + m68kpc_offset;
1.1 root 1443: }
1444:
1.1.1.4 root 1445: void m68k_dumpstate (uaecptr *nextpc)
1.1 root 1446: {
1447: int i;
1.1.1.3 root 1448: for (i = 0; i < 8; i++){
1449: printf ("D%d: %08lx ", i, m68k_dreg(regs, i));
1450: if ((i & 3) == 3) printf ("\n");
1451: }
1452: for (i = 0; i < 8; i++){
1453: printf ("A%d: %08lx ", i, m68k_areg(regs, i));
1454: if ((i & 3) == 3) printf ("\n");
1.1 root 1455: }
1.1.1.2 root 1456: if (regs.s == 0) regs.usp = m68k_areg(regs, 7);
1457: if (regs.s && regs.m) regs.msp = m68k_areg(regs, 7);
1458: if (regs.s && regs.m == 0) regs.isp = m68k_areg(regs, 7);
1.1.1.3 root 1459: printf ("USP=%08lx ISP=%08lx MSP=%08lx VBR=%08lx\n",
1.1 root 1460: regs.usp,regs.isp,regs.msp,regs.vbr);
1461: printf ("T=%d%d S=%d M=%d X=%d N=%d Z=%d V=%d C=%d IMASK=%d\n",
1462: regs.t1, regs.t0, regs.s, regs.m,
1.1.1.6 root 1463: GET_XFLG, GET_NFLG, GET_ZFLG, GET_VFLG, GET_CFLG, regs.intmask);
1.1.1.3 root 1464: for (i = 0; i < 8; i++){
1465: printf ("FP%d: %g ", i, regs.fp[i]);
1466: if ((i & 3) == 3) printf ("\n");
1.1 root 1467: }
1.1.1.3 root 1468: printf ("N=%d Z=%d I=%d NAN=%d\n",
1.1 root 1469: (regs.fpsr & 0x8000000) != 0,
1470: (regs.fpsr & 0x4000000) != 0,
1471: (regs.fpsr & 0x2000000) != 0,
1472: (regs.fpsr & 0x1000000) != 0);
1.1.1.3 root 1473: if (currprefs.cpu_compatible)
1474: printf ("prefetch %08lx\n", (unsigned long)do_get_mem_long(®s.prefetch));
1475:
1.1.1.4 root 1476: m68k_disasm(m68k_getpc (), nextpc, 1);
1477: if (nextpc)
1478: printf ("next PC: %08lx\n", *nextpc);
1.1 root 1479: }
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.