![[BACK]](/cvsweb/icons/back.gif){kind=icon}
Return to newcpu.c CVS log ![[TXT]](/cvsweb/icons/text.gif){kind=icon}
![[DIR]](/cvsweb/icons/dir.gif){kind=icon}
Up to [UNIX Amiga Emulator] / uae / src|
Return to newcpu.c CVS log | Up to [UNIX Amiga Emulator] / uae / src |
1.1.1.3 root 1: /*
1.1 root 2: * UAE - The Un*x Amiga Emulator
1.1.1.3 root 3: *
1.1 root 4: * MC68000 emulation
5: *
6: * (c) 1995 Bernd Schmidt
7: */
8:
9: #include "sysconfig.h"
10: #include "sysdeps.h"
11:
12: #include "config.h"
13: #include "options.h"
14: #include "events.h"
1.1.1.3 root 15: #include "uae.h"
1.1 root 16: #include "memory.h"
17: #include "custom.h"
18: #include "newcpu.h"
19: #include "autoconf.h"
20: #include "ersatz.h"
21: #include "debug.h"
22: #include "compiler.h"
1.1.1.3 root 23: #include "gui.h"
1.1.1.14 root 24: #include "savestate.h"
1.1.1.3 root 25:
26: /* Opcode of faulting instruction */
27: uae_u16 last_op_for_exception_3;
28: /* PC at fault time */
29: uaecptr last_addr_for_exception_3;
30: /* Address that generated the exception */
31: uaecptr last_fault_for_exception_3;
1.1 root 32:
33: int areg_byteinc[] = { 1,1,1,1,1,1,1,2 };
34: int imm8_table[] = { 8,1,2,3,4,5,6,7 };
35:
36: int movem_index1[256];
37: int movem_index2[256];
38: int movem_next[256];
39:
40: int fpp_movem_index1[256];
41: int fpp_movem_index2[256];
42: int fpp_movem_next[256];
43:
44: cpuop_func *cpufunctbl[65536];
45:
1.1.1.3 root 46: #define COUNT_INSTRS 0
1.1 root 47:
48: #if COUNT_INSTRS
49: static unsigned long int instrcount[65536];
1.1.1.3 root 50: static uae_u16 opcodenums[65536];
1.1 root 51:
1.1.1.4 root 52: static int compfn (const void *el1, const void *el2)
1.1 root 53: {
1.1.1.3 root 54: return instrcount[*(const uae_u16 *)el1] < instrcount[*(const uae_u16 *)el2];
55: }
56:
57: static char *icountfilename (void)
58: {
59: char *name = getenv ("INSNCOUNT");
60: if (name)
61: return name;
62: return COUNT_INSTRS == 2 ? "frequent.68k" : "insncount";
1.1 root 63: }
64:
1.1.1.4 root 65: void dump_counts (void)
1.1 root 66: {
1.1.1.4 root 67: FILE *f = fopen (icountfilename (), "w");
1.1.1.3 root 68: unsigned long int total;
1.1 root 69: int i;
1.1.1.3 root 70:
71: write_log ("Writing instruction count file...\n");
1.1.1.4 root 72: for (i = 0; i < 65536; i++) {
1.1 root 73: opcodenums[i] = i;
1.1.1.3 root 74: total += instrcount[i];
1.1 root 75: }
1.1.1.4 root 76: qsort (opcodenums, 65536, sizeof(uae_u16), compfn);
1.1.1.3 root 77:
78: fprintf (f, "Total: %lu\n", total);
79: for (i=0; i < 65536; i++) {
1.1 root 80: unsigned long int cnt = instrcount[opcodenums[i]];
81: struct instr *dp;
82: struct mnemolookup *lookup;
83: if (!cnt)
84: break;
85: dp = table68k + opcodenums[i];
1.1.1.4 root 86: for (lookup = lookuptab;lookup->mnemo != dp->mnemo; lookup++)
87: ;
1.1.1.3 root 88: fprintf (f, "%04x: %lu %s\n", opcodenums[i], cnt, lookup->name);
1.1 root 89: }
1.1.1.4 root 90: fclose (f);
1.1 root 91: }
92: #else
1.1.1.4 root 93: void dump_counts (void)
1.1 root 94: {
95: }
96: #endif
97:
98: int broken_in;
99:
1.1.1.4 root 100: static unsigned long op_illg_1 (uae_u32 opcode) REGPARAM;
101:
102: static unsigned long REGPARAM2 op_illg_1 (uae_u32 opcode)
103: {
1.1.1.8 root 104: op_illg (opcode);
1.1.1.4 root 105: return 4;
106: }
107:
1.1.1.3 root 108: static void build_cpufunctbl (void)
109: {
110: int i;
111: unsigned long opcode;
1.1.1.12 root 112: struct cputbl *tbl = (currprefs.cpu_level == 4 ? op_smalltbl_0_ff
113: : currprefs.cpu_level == 3 ? op_smalltbl_1_ff
114: : currprefs.cpu_level == 2 ? op_smalltbl_2_ff
115: : currprefs.cpu_level == 1 ? op_smalltbl_3_ff
116: : ! currprefs.cpu_compatible ? op_smalltbl_4_ff
117: : op_smalltbl_5_ff);
1.1.1.3 root 118:
1.1.1.4 root 119: write_log ("Building CPU function table (%d %d %d).\n",
120: currprefs.cpu_level, currprefs.cpu_compatible, currprefs.address_space_24);
1.1.1.3 root 121:
122: for (opcode = 0; opcode < 65536; opcode++)
1.1.1.8 root 123: cpufunctbl[opcode] = op_illg_1;
1.1.1.3 root 124: for (i = 0; tbl[i].handler != NULL; i++) {
125: if (! tbl[i].specific)
1.1.1.8 root 126: cpufunctbl[tbl[i].opcode] = tbl[i].handler;
1.1.1.3 root 127: }
128: for (opcode = 0; opcode < 65536; opcode++) {
129: cpuop_func *f;
130:
131: if (table68k[opcode].mnemo == i_ILLG || table68k[opcode].clev > currprefs.cpu_level)
132: continue;
133:
134: if (table68k[opcode].handler != -1) {
1.1.1.8 root 135: f = cpufunctbl[table68k[opcode].handler];
1.1.1.4 root 136: if (f == op_illg_1)
1.1.1.3 root 137: abort();
1.1.1.8 root 138: cpufunctbl[opcode] = f;
1.1.1.3 root 139: }
140: }
141: for (i = 0; tbl[i].handler != NULL; i++) {
142: if (tbl[i].specific)
1.1.1.8 root 143: cpufunctbl[tbl[i].opcode] = tbl[i].handler;
1.1.1.4 root 144: }
145: }
146:
147: unsigned long cycles_mask, cycles_val;
148:
149: static void update_68k_cycles (void)
150: {
151: cycles_mask = 0;
152: cycles_val = currprefs.m68k_speed;
153: if (currprefs.m68k_speed < 1) {
154: cycles_mask = 0xFFFFFFFF;
155: cycles_val = 0;
1.1.1.3 root 156: }
157: }
158:
159: void check_prefs_changed_cpu (void)
160: {
161: if (currprefs.cpu_level != changed_prefs.cpu_level
162: || currprefs.cpu_compatible != changed_prefs.cpu_compatible) {
163: currprefs.cpu_level = changed_prefs.cpu_level;
164: currprefs.cpu_compatible = changed_prefs.cpu_compatible;
165: build_cpufunctbl ();
166: }
1.1.1.4 root 167: if (currprefs.m68k_speed != changed_prefs.m68k_speed) {
168: currprefs.m68k_speed = changed_prefs.m68k_speed;
169: reset_frame_rate_hack ();
170: update_68k_cycles ();
171: }
1.1.1.3 root 172: }
173:
1.1 root 174: void init_m68k (void)
175: {
1.1.1.3 root 176: int i;
177:
1.1.1.4 root 178: update_68k_cycles ();
179:
1.1 root 180: for (i = 0 ; i < 256 ; i++) {
1.1.1.3 root 181: int j;
1.1 root 182: for (j = 0 ; j < 8 ; j++) {
183: if (i & (1 << j)) break;
184: }
185: movem_index1[i] = j;
186: movem_index2[i] = 7-j;
187: movem_next[i] = i & (~(1 << j));
188: }
189: for (i = 0 ; i < 256 ; i++) {
1.1.1.3 root 190: int j;
1.1 root 191: for (j = 7 ; j >= 0 ; j--) {
192: if (i & (1 << j)) break;
193: }
1.1.1.8 root 194: fpp_movem_index1[i] = 7-j;
195: fpp_movem_index2[i] = j;
1.1 root 196: fpp_movem_next[i] = i & (~(1 << j));
197: }
198: #if COUNT_INSTRS
199: {
1.1.1.4 root 200: FILE *f = fopen (icountfilename (), "r");
201: memset (instrcount, 0, sizeof instrcount);
1.1 root 202: if (f) {
1.1.1.3 root 203: uae_u32 opcode, count, total;
1.1 root 204: char name[20];
1.1.1.3 root 205: write_log ("Reading instruction count file...\n");
1.1.1.4 root 206: fscanf (f, "Total: %lu\n", &total);
207: while (fscanf (f, "%lx: %lu %s\n", &opcode, &count, name) == 3) {
1.1 root 208: instrcount[opcode] = count;
209: }
210: fclose(f);
211: }
212: }
213: #endif
1.1.1.5 root 214: write_log ("Building CPU table for configuration: 68");
215: if (currprefs.address_space_24 && currprefs.cpu_level > 1)
216: write_log ("EC");
217: switch (currprefs.cpu_level) {
1.1.1.12 root 218: case 1:
1.1.1.5 root 219: write_log ("010");
220: break;
1.1.1.12 root 221: case 2:
1.1.1.5 root 222: write_log ("020");
223: break;
1.1.1.12 root 224: case 3:
1.1.1.5 root 225: write_log ("020/881");
226: break;
1.1.1.12 root 227: case 4:
228: /* Who is going to miss the MMU anyway...? :-) */
229: write_log ("040");
230: break;
231: default:
1.1.1.5 root 232: write_log ("000");
233: break;
234: }
235: if (currprefs.cpu_compatible)
236: write_log (" (compatible mode)");
237: write_log ("\n");
238:
1.1 root 239: read_table68k ();
240: do_merges ();
1.1.1.2 root 241:
1.1.1.4 root 242: write_log ("%d CPU functions\n", nr_cpuop_funcs);
1.1 root 243:
1.1.1.3 root 244: build_cpufunctbl ();
245: }
1.1.1.4 root 246:
1.1 root 247: struct regstruct regs, lastint_regs;
248: static struct regstruct regs_backup[16];
249: static int backup_pointer = 0;
1.1.1.3 root 250: static long int m68kpc_offset;
1.1 root 251: int lastint_no;
252:
1.1.1.3 root 253: #define get_ibyte_1(o) get_byte(regs.pc + (regs.pc_p - regs.pc_oldp) + (o) + 1)
254: #define get_iword_1(o) get_word(regs.pc + (regs.pc_p - regs.pc_oldp) + (o))
255: #define get_ilong_1(o) get_long(regs.pc + (regs.pc_p - regs.pc_oldp) + (o))
256:
1.1.1.11 root 257: uae_s32 ShowEA (FILE *f, int reg, amodes mode, wordsizes size, char *buf)
1.1.1.3 root 258: {
259: uae_u16 dp;
260: uae_s8 disp8;
261: uae_s16 disp16;
1.1 root 262: int r;
1.1.1.3 root 263: uae_u32 dispreg;
264: uaecptr addr;
265: uae_s32 offset = 0;
1.1.1.2 root 266: char buffer[80];
1.1.1.3 root 267:
268: switch (mode){
1.1 root 269: case Dreg:
1.1.1.3 root 270: sprintf (buffer,"D%d", reg);
1.1 root 271: break;
272: case Areg:
1.1.1.3 root 273: sprintf (buffer,"A%d", reg);
1.1 root 274: break;
275: case Aind:
1.1.1.3 root 276: sprintf (buffer,"(A%d)", reg);
1.1 root 277: break;
278: case Aipi:
1.1.1.3 root 279: sprintf (buffer,"(A%d)+", reg);
1.1 root 280: break;
281: case Apdi:
1.1.1.3 root 282: sprintf (buffer,"-(A%d)", reg);
1.1 root 283: break;
284: case Ad16:
1.1.1.4 root 285: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 286: addr = m68k_areg(regs,reg) + (uae_s16)disp16;
287: sprintf (buffer,"(A%d,$%04x) == $%08lx", reg, disp16 & 0xffff,
1.1.1.8 root 288: (unsigned long)addr);
1.1 root 289: break;
290: case Ad8r:
1.1.1.4 root 291: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1 root 292: disp8 = dp & 0xFF;
293: r = (dp & 0x7000) >> 12;
1.1.1.3 root 294: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
295: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
1.1 root 296: dispreg <<= (dp >> 9) & 3;
1.1.1.3 root 297:
1.1 root 298: if (dp & 0x100) {
1.1.1.3 root 299: uae_s32 outer = 0, disp = 0;
300: uae_s32 base = m68k_areg(regs,reg);
301: char name[10];
302: sprintf (name,"A%d, ",reg);
303: if (dp & 0x80) { base = 0; name[0] = 0; }
304: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 305: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
306: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 307: base += disp;
308:
1.1.1.4 root 309: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
310: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 311:
312: if (!(dp & 4)) base += dispreg;
313: if (dp & 3) base = get_long (base);
314: if (dp & 4) base += dispreg;
315:
316: addr = base + outer;
317: sprintf (buffer,"(%s%c%d.%c*%d+%ld)+%ld == $%08lx", name,
318: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
319: 1 << ((dp >> 9) & 3),
320: disp,outer,
1.1.1.8 root 321: (unsigned long)addr);
1.1.1.3 root 322: } else {
323: addr = m68k_areg(regs,reg) + (uae_s32)((uae_s8)disp8) + dispreg;
324: sprintf (buffer,"(A%d, %c%d.%c*%d, $%02x) == $%08lx", reg,
1.1 root 325: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
326: 1 << ((dp >> 9) & 3), disp8,
1.1.1.8 root 327: (unsigned long)addr);
1.1 root 328: }
329: break;
330: case PC16:
1.1.1.4 root 331: addr = m68k_getpc () + m68kpc_offset;
332: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 333: addr += (uae_s16)disp16;
1.1.1.8 root 334: sprintf (buffer,"(PC,$%04x) == $%08lx", disp16 & 0xffff,(unsigned long)addr);
1.1 root 335: break;
336: case PC8r:
1.1.1.4 root 337: addr = m68k_getpc () + m68kpc_offset;
338: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1 root 339: disp8 = dp & 0xFF;
340: r = (dp & 0x7000) >> 12;
1.1.1.2 root 341: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
1.1.1.3 root 342: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
1.1 root 343: dispreg <<= (dp >> 9) & 3;
1.1.1.3 root 344:
1.1 root 345: if (dp & 0x100) {
1.1.1.3 root 346: uae_s32 outer = 0,disp = 0;
347: uae_s32 base = addr;
348: char name[10];
349: sprintf (name,"PC, ");
350: if (dp & 0x80) { base = 0; name[0] = 0; }
351: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 352: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
353: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 354: base += disp;
355:
1.1.1.4 root 356: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
357: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 358:
359: if (!(dp & 4)) base += dispreg;
360: if (dp & 3) base = get_long (base);
361: if (dp & 4) base += dispreg;
362:
363: addr = base + outer;
364: sprintf (buffer,"(%s%c%d.%c*%d+%ld)+%ld == $%08lx", name,
365: dp & 0x8000 ? 'A' : 'D', (int)r, dp & 0x800 ? 'L' : 'W',
366: 1 << ((dp >> 9) & 3),
367: disp,outer,
1.1.1.8 root 368: (unsigned long)addr);
1.1.1.2 root 369: } else {
1.1.1.3 root 370: addr += (uae_s32)((uae_s8)disp8) + dispreg;
371: sprintf (buffer,"(PC, %c%d.%c*%d, $%02x) == $%08lx", dp & 0x8000 ? 'A' : 'D',
1.1 root 372: (int)r, dp & 0x800 ? 'L' : 'W', 1 << ((dp >> 9) & 3),
1.1.1.8 root 373: disp8, (unsigned long)addr);
1.1 root 374: }
375: break;
376: case absw:
1.1.1.8 root 377: sprintf (buffer,"$%08lx", (unsigned long)(uae_s32)(uae_s16)get_iword_1 (m68kpc_offset));
1.1.1.3 root 378: m68kpc_offset += 2;
1.1 root 379: break;
380: case absl:
1.1.1.8 root 381: sprintf (buffer,"$%08lx", (unsigned long)get_ilong_1 (m68kpc_offset));
1.1.1.3 root 382: m68kpc_offset += 4;
1.1 root 383: break;
384: case imm:
1.1.1.3 root 385: switch (size){
1.1 root 386: case sz_byte:
1.1.1.4 root 387: sprintf (buffer,"#$%02x", (unsigned int)(get_iword_1 (m68kpc_offset) & 0xff));
1.1.1.3 root 388: m68kpc_offset += 2;
389: break;
1.1 root 390: case sz_word:
1.1.1.4 root 391: sprintf (buffer,"#$%04x", (unsigned int)(get_iword_1 (m68kpc_offset) & 0xffff));
1.1.1.3 root 392: m68kpc_offset += 2;
393: break;
1.1 root 394: case sz_long:
1.1.1.8 root 395: sprintf (buffer,"#$%08lx", (unsigned long)(get_ilong_1 (m68kpc_offset)));
1.1.1.3 root 396: m68kpc_offset += 4;
397: break;
1.1 root 398: default:
399: break;
400: }
401: break;
402: case imm0:
1.1.1.4 root 403: offset = (uae_s32)(uae_s8)get_iword_1 (m68kpc_offset);
1.1.1.3 root 404: m68kpc_offset += 2;
405: sprintf (buffer,"#$%02x", (unsigned int)(offset & 0xff));
1.1 root 406: break;
407: case imm1:
1.1.1.4 root 408: offset = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
1.1.1.3 root 409: m68kpc_offset += 2;
410: sprintf (buffer,"#$%04x", (unsigned int)(offset & 0xffff));
1.1 root 411: break;
412: case imm2:
1.1.1.4 root 413: offset = (uae_s32)get_ilong_1 (m68kpc_offset);
1.1.1.3 root 414: m68kpc_offset += 4;
1.1.1.8 root 415: sprintf (buffer,"#$%08lx", (unsigned long)offset);
1.1 root 416: break;
417: case immi:
1.1.1.3 root 418: offset = (uae_s32)(uae_s8)(reg & 0xff);
1.1.1.8 root 419: sprintf (buffer,"#$%08lx", (unsigned long)offset);
1.1 root 420: break;
421: default:
422: break;
423: }
1.1.1.2 root 424: if (buf == 0)
1.1.1.11 root 425: fprintf (f, "%s", buffer);
1.1.1.2 root 426: else
1.1.1.4 root 427: strcat (buf, buffer);
1.1.1.2 root 428: return offset;
1.1 root 429: }
430:
1.1.1.3 root 431: /* The plan is that this will take over the job of exception 3 handling -
432: * the CPU emulation functions will just do a longjmp to m68k_go whenever
433: * they hit an odd address. */
1.1.1.4 root 434: static int verify_ea (int reg, amodes mode, wordsizes size, uae_u32 *val)
1.1.1.3 root 435: {
436: uae_u16 dp;
437: uae_s8 disp8;
438: uae_s16 disp16;
439: int r;
440: uae_u32 dispreg;
441: uaecptr addr;
442: uae_s32 offset = 0;
443:
444: switch (mode){
445: case Dreg:
446: *val = m68k_dreg (regs, reg);
447: return 1;
448: case Areg:
449: *val = m68k_areg (regs, reg);
450: return 1;
451:
452: case Aind:
453: case Aipi:
454: addr = m68k_areg (regs, reg);
455: break;
456: case Apdi:
457: addr = m68k_areg (regs, reg);
458: break;
459: case Ad16:
1.1.1.4 root 460: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 461: addr = m68k_areg(regs,reg) + (uae_s16)disp16;
462: break;
463: case Ad8r:
464: addr = m68k_areg (regs, reg);
465: d8r_common:
1.1.1.4 root 466: dp = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 467: disp8 = dp & 0xFF;
468: r = (dp & 0x7000) >> 12;
469: dispreg = dp & 0x8000 ? m68k_areg(regs,r) : m68k_dreg(regs,r);
470: if (!(dp & 0x800)) dispreg = (uae_s32)(uae_s16)(dispreg);
471: dispreg <<= (dp >> 9) & 3;
472:
473: if (dp & 0x100) {
474: uae_s32 outer = 0, disp = 0;
475: uae_s32 base = addr;
476: if (dp & 0x80) base = 0;
477: if (dp & 0x40) dispreg = 0;
1.1.1.4 root 478: if ((dp & 0x30) == 0x20) { disp = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
479: if ((dp & 0x30) == 0x30) { disp = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 480: base += disp;
481:
1.1.1.4 root 482: if ((dp & 0x3) == 0x2) { outer = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset); m68kpc_offset += 2; }
483: if ((dp & 0x3) == 0x3) { outer = get_ilong_1 (m68kpc_offset); m68kpc_offset += 4; }
1.1.1.3 root 484:
485: if (!(dp & 4)) base += dispreg;
486: if (dp & 3) base = get_long (base);
487: if (dp & 4) base += dispreg;
488:
489: addr = base + outer;
490: } else {
491: addr += (uae_s32)((uae_s8)disp8) + dispreg;
492: }
493: break;
494: case PC16:
1.1.1.4 root 495: addr = m68k_getpc () + m68kpc_offset;
496: disp16 = get_iword_1 (m68kpc_offset); m68kpc_offset += 2;
1.1.1.3 root 497: addr += (uae_s16)disp16;
498: break;
499: case PC8r:
1.1.1.4 root 500: addr = m68k_getpc () + m68kpc_offset;
1.1.1.3 root 501: goto d8r_common;
502: case absw:
1.1.1.4 root 503: addr = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
1.1.1.3 root 504: m68kpc_offset += 2;
505: break;
506: case absl:
1.1.1.4 root 507: addr = get_ilong_1 (m68kpc_offset);
1.1.1.3 root 508: m68kpc_offset += 4;
509: break;
510: case imm:
511: switch (size){
512: case sz_byte:
1.1.1.4 root 513: *val = get_iword_1 (m68kpc_offset) & 0xff;
1.1.1.3 root 514: m68kpc_offset += 2;
515: break;
516: case sz_word:
1.1.1.4 root 517: *val = get_iword_1 (m68kpc_offset) & 0xffff;
1.1.1.3 root 518: m68kpc_offset += 2;
519: break;
520: case sz_long:
1.1.1.4 root 521: *val = get_ilong_1 (m68kpc_offset);
1.1.1.3 root 522: m68kpc_offset += 4;
523: break;
524: default:
525: break;
526: }
527: return 1;
528: case imm0:
529: *val = (uae_s32)(uae_s8)get_iword_1 (m68kpc_offset);
530: m68kpc_offset += 2;
531: return 1;
532: case imm1:
533: *val = (uae_s32)(uae_s16)get_iword_1 (m68kpc_offset);
534: m68kpc_offset += 2;
535: return 1;
536: case imm2:
537: *val = get_ilong_1 (m68kpc_offset);
538: m68kpc_offset += 4;
539: return 1;
540: case immi:
541: *val = (uae_s32)(uae_s8)(reg & 0xff);
542: return 1;
543: default:
544: addr = 0;
545: break;
546: }
547: if ((addr & 1) == 0)
548: return 1;
549:
1.1.1.4 root 550: last_addr_for_exception_3 = m68k_getpc () + m68kpc_offset;
1.1.1.3 root 551: last_fault_for_exception_3 = addr;
552: return 0;
553: }
554:
1.1.1.5 root 555: uae_u32 get_disp_ea_020 (uae_u32 base, uae_u32 dp)
556: {
557: int reg = (dp >> 12) & 15;
558: uae_s32 regd = regs.regs[reg];
559: if ((dp & 0x800) == 0)
560: regd = (uae_s32)(uae_s16)regd;
561: regd <<= (dp >> 9) & 3;
562: if (dp & 0x100) {
563: uae_s32 outer = 0;
564: if (dp & 0x80) base = 0;
565: if (dp & 0x40) regd = 0;
566:
567: if ((dp & 0x30) == 0x20) base += (uae_s32)(uae_s16)next_iword();
568: if ((dp & 0x30) == 0x30) base += next_ilong();
569:
570: if ((dp & 0x3) == 0x2) outer = (uae_s32)(uae_s16)next_iword();
571: if ((dp & 0x3) == 0x3) outer = next_ilong();
572:
573: if ((dp & 0x4) == 0) base += regd;
574: if (dp & 0x3) base = get_long (base);
575: if (dp & 0x4) base += regd;
576:
577: return base + outer;
578: } else {
579: return base + (uae_s32)((uae_s8)dp) + regd;
580: }
581: }
582:
583: uae_u32 get_disp_ea_000 (uae_u32 base, uae_u32 dp)
584: {
585: int reg = (dp >> 12) & 15;
586: uae_s32 regd = regs.regs[reg];
587: #if 1
588: if ((dp & 0x800) == 0)
589: regd = (uae_s32)(uae_s16)regd;
590: return base + (uae_s8)dp + regd;
591: #else
592: /* Branch-free code... benchmark this again now that
593: * things are no longer inline. */
594: uae_s32 regd16;
595: uae_u32 mask;
596: mask = ((dp & 0x800) >> 11) - 1;
597: regd16 = (uae_s32)(uae_s16)regd;
598: regd16 &= mask;
599: mask = ~mask;
600: base += (uae_s8)dp;
601: regd &= mask;
602: regd |= regd16;
603: return base + regd;
604: #endif
605: }
606:
1.1.1.4 root 607: void MakeSR (void)
1.1 root 608: {
609: #if 0
610: assert((regs.t1 & 1) == regs.t1);
611: assert((regs.t0 & 1) == regs.t0);
612: assert((regs.s & 1) == regs.s);
613: assert((regs.m & 1) == regs.m);
614: assert((XFLG & 1) == XFLG);
615: assert((NFLG & 1) == NFLG);
616: assert((ZFLG & 1) == ZFLG);
617: assert((VFLG & 1) == VFLG);
618: assert((CFLG & 1) == CFLG);
619: #endif
620: regs.sr = ((regs.t1 << 15) | (regs.t0 << 14)
621: | (regs.s << 13) | (regs.m << 12) | (regs.intmask << 8)
1.1.1.6 root 622: | (GET_XFLG << 4) | (GET_NFLG << 3) | (GET_ZFLG << 2) | (GET_VFLG << 1)
623: | GET_CFLG);
1.1 root 624: }
625:
1.1.1.4 root 626: void MakeFromSR (void)
1.1 root 627: {
628: int oldm = regs.m;
629: int olds = regs.s;
630:
631: regs.t1 = (regs.sr >> 15) & 1;
632: regs.t0 = (regs.sr >> 14) & 1;
633: regs.s = (regs.sr >> 13) & 1;
634: regs.m = (regs.sr >> 12) & 1;
635: regs.intmask = (regs.sr >> 8) & 7;
1.1.1.6 root 636: SET_XFLG ((regs.sr >> 4) & 1);
637: SET_NFLG ((regs.sr >> 3) & 1);
638: SET_ZFLG ((regs.sr >> 2) & 1);
639: SET_VFLG ((regs.sr >> 1) & 1);
640: SET_CFLG (regs.sr & 1);
1.1.1.3 root 641: if (currprefs.cpu_level >= 2) {
1.1 root 642: if (olds != regs.s) {
1.1.1.3 root 643: if (olds) {
644: if (oldm)
645: regs.msp = m68k_areg(regs, 7);
646: else
647: regs.isp = m68k_areg(regs, 7);
648: m68k_areg(regs, 7) = regs.usp;
649: } else {
650: regs.usp = m68k_areg(regs, 7);
651: m68k_areg(regs, 7) = regs.m ? regs.msp : regs.isp;
652: }
1.1 root 653: } else if (olds && oldm != regs.m) {
654: if (oldm) {
1.1.1.2 root 655: regs.msp = m68k_areg(regs, 7);
656: m68k_areg(regs, 7) = regs.isp;
657: } else {
658: regs.isp = m68k_areg(regs, 7);
659: m68k_areg(regs, 7) = regs.msp;
1.1 root 660: }
661: }
662: } else {
663: if (olds != regs.s) {
1.1.1.3 root 664: if (olds) {
665: regs.isp = m68k_areg(regs, 7);
666: m68k_areg(regs, 7) = regs.usp;
667: } else {
668: regs.usp = m68k_areg(regs, 7);
669: m68k_areg(regs, 7) = regs.isp;
670: }
671: }
1.1 root 672: }
1.1.1.3 root 673:
1.1.1.12 root 674: set_special (SPCFLAG_INT);
1.1 root 675: if (regs.t1 || regs.t0)
1.1.1.12 root 676: set_special (SPCFLAG_TRACE);
1.1 root 677: else
1.1.1.12 root 678: unset_special (SPCFLAG_TRACE | SPCFLAG_DOTRACE);
1.1 root 679: }
680:
1.1.1.3 root 681: void Exception(int nr, uaecptr oldpc)
1.1 root 682: {
1.1.1.12 root 683: uae_u32 currpc = m68k_getpc ();
684:
1.1.1.2 root 685: compiler_flush_jsr_stack();
1.1 root 686: MakeSR();
1.1.1.12 root 687:
1.1 root 688: if (!regs.s) {
1.1.1.2 root 689: regs.usp = m68k_areg(regs, 7);
1.1.1.3 root 690: if (currprefs.cpu_level >= 2)
691: m68k_areg(regs, 7) = regs.m ? regs.msp : regs.isp;
692: else
693: m68k_areg(regs, 7) = regs.isp;
1.1 root 694: regs.s = 1;
695: }
1.1.1.3 root 696: if (currprefs.cpu_level > 0) {
1.1 root 697: if (nr == 2 || nr == 3) {
698: int i;
1.1.1.3 root 699: /* @@@ this is probably wrong (?) */
1.1 root 700: for (i = 0 ; i < 12 ; i++) {
1.1.1.2 root 701: m68k_areg(regs, 7) -= 2;
702: put_word (m68k_areg(regs, 7), 0);
1.1 root 703: }
1.1.1.2 root 704: m68k_areg(regs, 7) -= 2;
705: put_word (m68k_areg(regs, 7), 0xa000 + nr * 4);
1.1 root 706: } else if (nr ==5 || nr == 6 || nr == 7 || nr == 9) {
1.1.1.3 root 707: m68k_areg(regs, 7) -= 4;
708: put_long (m68k_areg(regs, 7), oldpc);
709: m68k_areg(regs, 7) -= 2;
710: put_word (m68k_areg(regs, 7), 0x2000 + nr * 4);
711: } else if (regs.m && nr >= 24 && nr < 32) {
712: m68k_areg(regs, 7) -= 2;
713: put_word (m68k_areg(regs, 7), nr * 4);
714: m68k_areg(regs, 7) -= 4;
1.1.1.12 root 715: put_long (m68k_areg(regs, 7), currpc);
1.1.1.3 root 716: m68k_areg(regs, 7) -= 2;
717: put_word (m68k_areg(regs, 7), regs.sr);
718: regs.sr |= (1 << 13);
719: regs.msp = m68k_areg(regs, 7);
720: m68k_areg(regs, 7) = regs.isp;
721: m68k_areg(regs, 7) -= 2;
722: put_word (m68k_areg(regs, 7), 0x1000 + nr * 4);
723: } else {
724: m68k_areg(regs, 7) -= 2;
725: put_word (m68k_areg(regs, 7), nr * 4);
726: }
727: } else {
728: if (nr == 2 || nr == 3) {
729: m68k_areg(regs, 7) -= 12;
730: /* ??????? */
731: if (nr == 3) {
732: put_long (m68k_areg(regs, 7), last_fault_for_exception_3);
733: put_word (m68k_areg(regs, 7)+4, last_op_for_exception_3);
734: put_long (m68k_areg(regs, 7)+8, last_addr_for_exception_3);
735: }
736: write_log ("Exception!\n");
737: goto kludge_me_do;
738: }
1.1 root 739: }
1.1.1.2 root 740: m68k_areg(regs, 7) -= 4;
1.1.1.12 root 741: put_long (m68k_areg(regs, 7), currpc);
1.1.1.3 root 742: kludge_me_do:
1.1.1.2 root 743: m68k_areg(regs, 7) -= 2;
744: put_word (m68k_areg(regs, 7), regs.sr);
1.1.1.3 root 745: m68k_setpc (get_long (regs.vbr + 4*nr));
746: fill_prefetch_0 ();
1.1 root 747: regs.t1 = regs.t0 = regs.m = 0;
1.1.1.12 root 748: unset_special (SPCFLAG_TRACE | SPCFLAG_DOTRACE);
1.1 root 749: }
750:
751: static void Interrupt(int nr)
752: {
753: assert(nr < 8 && nr >= 0);
754: lastint_regs = regs;
755: lastint_no = nr;
756: Exception(nr+24, 0);
1.1.1.3 root 757:
1.1 root 758: regs.intmask = nr;
1.1.1.12 root 759: set_special (SPCFLAG_INT);
1.1 root 760: }
761:
1.1.1.15! root 762: static uae_u32 caar, cacr, itt0, itt1, dtt0, dtt1, tc, mmusr, urp, srp;
1.1 root 763:
1.1.1.9 root 764: int m68k_move2c (int regno, uae_u32 *regp)
1.1 root 765: {
1.1.1.12 root 766: if ((currprefs.cpu_level == 1 && (regno & 0x7FF) > 1)
767: || (currprefs.cpu_level < 4 && (regno & 0x7FF) > 2)
768: || (currprefs.cpu_level == 4 && regno == 0x802))
769: {
1.1 root 770: op_illg (0x4E7B);
1.1.1.9 root 771: return 0;
1.1.1.12 root 772: } else {
1.1 root 773: switch (regno) {
1.1.1.12 root 774: case 0: regs.sfc = *regp & 7; break;
775: case 1: regs.dfc = *regp & 7; break;
776: case 2: cacr = *regp & (currprefs.cpu_level < 4 ? 0x3 : 0x80008000); break;
777: case 3: tc = *regp & 0xc000; break;
1.1.1.15! root 778: /* Mask out fields that should be zero. */
1.1.1.12 root 779: case 4: itt0 = *regp & 0xffffe364; break;
780: case 5: itt1 = *regp & 0xffffe364; break;
781: case 6: dtt0 = *regp & 0xffffe364; break;
782: case 7: dtt1 = *regp & 0xffffe364; break;
783:
784: case 0x800: regs.usp = *regp; break;
785: case 0x801: regs.vbr = *regp; break;
786: case 0x802: caar = *regp & 0xfc; break;
787: case 0x803: regs.msp = *regp; if (regs.m == 1) m68k_areg(regs, 7) = regs.msp; break;
788: case 0x804: regs.isp = *regp; if (regs.m == 0) m68k_areg(regs, 7) = regs.isp; break;
1.1.1.15! root 789: case 0x805: mmusr = *regp; break;
! 790: case 0x806: urp = *regp; break;
! 791: case 0x807: srp = *regp; break;
1.1.1.12 root 792: default:
1.1 root 793: op_illg (0x4E7B);
1.1.1.9 root 794: return 0;
1.1 root 795: }
1.1.1.12 root 796: }
1.1.1.9 root 797: return 1;
1.1 root 798: }
799:
1.1.1.9 root 800: int m68k_movec2 (int regno, uae_u32 *regp)
1.1 root 801: {
1.1.1.12 root 802: if ((currprefs.cpu_level == 1 && (regno & 0x7FF) > 1)
803: || (currprefs.cpu_level < 4 && (regno & 0x7FF) > 2)
804: || (currprefs.cpu_level == 4 && regno == 0x802))
805: {
1.1 root 806: op_illg (0x4E7A);
1.1.1.9 root 807: return 0;
1.1.1.12 root 808: } else {
1.1 root 809: switch (regno) {
1.1.1.12 root 810: case 0: *regp = regs.sfc; break;
811: case 1: *regp = regs.dfc; break;
812: case 2: *regp = cacr; break;
813: case 3: *regp = tc; break;
814: case 4: *regp = itt0; break;
815: case 5: *regp = itt1; break;
816: case 6: *regp = dtt0; break;
817: case 7: *regp = dtt1; break;
818: case 0x800: *regp = regs.usp; break;
819: case 0x801: *regp = regs.vbr; break;
820: case 0x802: *regp = caar; break;
821: case 0x803: *regp = regs.m == 1 ? m68k_areg(regs, 7) : regs.msp; break;
822: case 0x804: *regp = regs.m == 0 ? m68k_areg(regs, 7) : regs.isp; break;
823: case 0x805: *regp = mmusr; break;
1.1.1.15! root 824: case 0x806: *regp = urp; break;
! 825: case 0x807: *regp = srp; break;
1.1.1.12 root 826: default:
1.1 root 827: op_illg (0x4E7A);
1.1.1.9 root 828: return 0;
1.1 root 829: }
1.1.1.12 root 830: }
1.1.1.9 root 831: return 1;
1.1 root 832: }
833:
1.1.1.8 root 834: STATIC_INLINE int
1.1.1.3 root 835: div_unsigned(uae_u32 src_hi, uae_u32 src_lo, uae_u32 div, uae_u32 *quot, uae_u32 *rem)
1.1 root 836: {
1.1.1.3 root 837: uae_u32 q = 0, cbit = 0;
1.1 root 838: int i;
839:
840: if (div <= src_hi) {
1.1.1.4 root 841: return 1;
1.1 root 842: }
843: for (i = 0 ; i < 32 ; i++) {
1.1.1.2 root 844: cbit = src_hi & 0x80000000ul;
1.1 root 845: src_hi <<= 1;
1.1.1.2 root 846: if (src_lo & 0x80000000ul) src_hi++;
1.1 root 847: src_lo <<= 1;
848: q = q << 1;
849: if (cbit || div <= src_hi) {
850: q |= 1;
851: src_hi -= div;
852: }
853: }
854: *quot = q;
855: *rem = src_hi;
1.1.1.4 root 856: return 0;
1.1 root 857: }
858:
1.1.1.3 root 859: void m68k_divl (uae_u32 opcode, uae_u32 src, uae_u16 extra, uaecptr oldpc)
1.1 root 860: {
1.1.1.3 root 861: #if defined(uae_s64)
1.1 root 862: if (src == 0) {
1.1.1.4 root 863: Exception (5, oldpc);
1.1 root 864: return;
865: }
866: if (extra & 0x800) {
867: /* signed variant */
1.1.1.3 root 868: uae_s64 a = (uae_s64)(uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
869: uae_s64 quot, rem;
870:
1.1 root 871: if (extra & 0x400) {
1.1.1.3 root 872: a &= 0xffffffffu;
873: a |= (uae_s64)m68k_dreg(regs, extra & 7) << 32;
1.1 root 874: }
1.1.1.3 root 875: rem = a % (uae_s64)(uae_s32)src;
876: quot = a / (uae_s64)(uae_s32)src;
877: if ((quot & UVAL64(0xffffffff80000000)) != 0
878: && (quot & UVAL64(0xffffffff80000000)) != UVAL64(0xffffffff80000000))
879: {
1.1.1.6 root 880: SET_VFLG (1);
881: SET_NFLG (1);
882: SET_CFLG (0);
1.1.1.4 root 883: } else {
1.1.1.3 root 884: if (((uae_s32)rem < 0) != ((uae_s64)a < 0)) rem = -rem;
1.1.1.6 root 885: SET_VFLG (0);
886: SET_CFLG (0);
887: SET_ZFLG (((uae_s32)quot) == 0);
888: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 889: m68k_dreg(regs, extra & 7) = rem;
890: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 891: }
892: } else {
893: /* unsigned */
1.1.1.3 root 894: uae_u64 a = (uae_u64)(uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
895: uae_u64 quot, rem;
896:
1.1 root 897: if (extra & 0x400) {
1.1.1.3 root 898: a &= 0xffffffffu;
899: a |= (uae_u64)m68k_dreg(regs, extra & 7) << 32;
1.1 root 900: }
1.1.1.3 root 901: rem = a % (uae_u64)src;
902: quot = a / (uae_u64)src;
903: if (quot > 0xffffffffu) {
1.1.1.6 root 904: SET_VFLG (1);
905: SET_NFLG (1);
906: SET_CFLG (0);
1.1.1.4 root 907: } else {
1.1.1.6 root 908: SET_VFLG (0);
909: SET_CFLG (0);
910: SET_ZFLG (((uae_s32)quot) == 0);
911: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 912: m68k_dreg(regs, extra & 7) = rem;
913: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 914: }
915: }
916: #else
917: if (src == 0) {
1.1.1.4 root 918: Exception (5, oldpc);
1.1 root 919: return;
920: }
921: if (extra & 0x800) {
922: /* signed variant */
1.1.1.3 root 923: uae_s32 lo = (uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
924: uae_s32 hi = lo < 0 ? -1 : 0;
925: uae_s32 save_high;
926: uae_u32 quot, rem;
927: uae_u32 sign;
928:
1.1 root 929: if (extra & 0x400) {
1.1.1.3 root 930: hi = (uae_s32)m68k_dreg(regs, extra & 7);
1.1 root 931: }
932: save_high = hi;
933: sign = (hi ^ src);
934: if (hi < 0) {
1.1.1.4 root 935: hi = ~hi;
936: lo = -lo;
937: if (lo == 0) hi++;
1.1 root 938: }
1.1.1.3 root 939: if ((uae_s32)src < 0) src = -src;
1.1 root 940: if (div_unsigned(hi, lo, src, ", &rem) ||
941: (sign & 0x80000000) ? quot > 0x80000000 : quot > 0x7fffffff) {
1.1.1.6 root 942: SET_VFLG (1);
943: SET_NFLG (1);
944: SET_CFLG (0);
1.1.1.4 root 945: } else {
1.1 root 946: if (sign & 0x80000000) quot = -quot;
1.1.1.3 root 947: if (((uae_s32)rem < 0) != (save_high < 0)) rem = -rem;
1.1.1.6 root 948: SET_VFLG (0);
949: SET_CFLG (0);
950: SET_ZFLG (((uae_s32)quot) == 0);
951: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 952: m68k_dreg(regs, extra & 7) = rem;
953: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 954: }
955: } else {
956: /* unsigned */
1.1.1.3 root 957: uae_u32 lo = (uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
958: uae_u32 hi = 0;
959: uae_u32 quot, rem;
960:
1.1 root 961: if (extra & 0x400) {
1.1.1.3 root 962: hi = (uae_u32)m68k_dreg(regs, extra & 7);
1.1 root 963: }
964: if (div_unsigned(hi, lo, src, ", &rem)) {
1.1.1.6 root 965: SET_VFLG (1);
966: SET_NFLG (1);
967: SET_CFLG (0);
1.1.1.4 root 968: } else {
1.1.1.6 root 969: SET_VFLG (0);
970: SET_CFLG (0);
971: SET_ZFLG (((uae_s32)quot) == 0);
972: SET_NFLG (((uae_s32)quot) < 0);
1.1.1.2 root 973: m68k_dreg(regs, extra & 7) = rem;
974: m68k_dreg(regs, (extra >> 12) & 7) = quot;
1.1 root 975: }
976: }
977: #endif
978: }
979:
1.1.1.8 root 980: STATIC_INLINE void
1.1.1.3 root 981: mul_unsigned(uae_u32 src1, uae_u32 src2, uae_u32 *dst_hi, uae_u32 *dst_lo)
1.1 root 982: {
1.1.1.3 root 983: uae_u32 r0 = (src1 & 0xffff) * (src2 & 0xffff);
984: uae_u32 r1 = ((src1 >> 16) & 0xffff) * (src2 & 0xffff);
985: uae_u32 r2 = (src1 & 0xffff) * ((src2 >> 16) & 0xffff);
986: uae_u32 r3 = ((src1 >> 16) & 0xffff) * ((src2 >> 16) & 0xffff);
987: uae_u32 lo;
988:
989: lo = r0 + ((r1 << 16) & 0xffff0000ul);
990: if (lo < r0) r3++;
991: r0 = lo;
992: lo = r0 + ((r2 << 16) & 0xffff0000ul);
993: if (lo < r0) r3++;
994: r3 += ((r1 >> 16) & 0xffff) + ((r2 >> 16) & 0xffff);
1.1 root 995: *dst_lo = lo;
996: *dst_hi = r3;
997: }
998:
1.1.1.3 root 999: void m68k_mull (uae_u32 opcode, uae_u32 src, uae_u16 extra)
1.1 root 1000: {
1.1.1.3 root 1001: #if defined(uae_s64)
1.1 root 1002: if (extra & 0x800) {
1003: /* signed variant */
1.1.1.3 root 1004: uae_s64 a = (uae_s64)(uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
1.1 root 1005:
1.1.1.3 root 1006: a *= (uae_s64)(uae_s32)src;
1.1.1.6 root 1007: SET_VFLG (0);
1008: SET_CFLG (0);
1009: SET_ZFLG (a == 0);
1010: SET_NFLG (a < 0);
1.1 root 1011: if (extra & 0x400)
1.1.1.2 root 1012: m68k_dreg(regs, extra & 7) = a >> 32;
1.1.1.3 root 1013: else if ((a & UVAL64(0xffffffff80000000)) != 0
1014: && (a & UVAL64(0xffffffff80000000)) != UVAL64(0xffffffff80000000))
1015: {
1.1.1.6 root 1016: SET_VFLG (1);
1.1 root 1017: }
1.1.1.3 root 1018: m68k_dreg(regs, (extra >> 12) & 7) = (uae_u32)a;
1.1 root 1019: } else {
1020: /* unsigned */
1.1.1.3 root 1021: uae_u64 a = (uae_u64)(uae_u32)m68k_dreg(regs, (extra >> 12) & 7);
1022:
1023: a *= (uae_u64)src;
1.1.1.6 root 1024: SET_VFLG (0);
1025: SET_CFLG (0);
1026: SET_ZFLG (a == 0);
1027: SET_NFLG (((uae_s64)a) < 0);
1.1 root 1028: if (extra & 0x400)
1.1.1.2 root 1029: m68k_dreg(regs, extra & 7) = a >> 32;
1.1.1.3 root 1030: else if ((a & UVAL64(0xffffffff00000000)) != 0) {
1.1.1.6 root 1031: SET_VFLG (1);
1.1 root 1032: }
1.1.1.3 root 1033: m68k_dreg(regs, (extra >> 12) & 7) = (uae_u32)a;
1.1 root 1034: }
1035: #else
1036: if (extra & 0x800) {
1037: /* signed variant */
1.1.1.3 root 1038: uae_s32 src1,src2;
1039: uae_u32 dst_lo,dst_hi;
1040: uae_u32 sign;
1.1 root 1041:
1.1.1.3 root 1042: src1 = (uae_s32)src;
1043: src2 = (uae_s32)m68k_dreg(regs, (extra >> 12) & 7);
1.1 root 1044: sign = (src1 ^ src2);
1045: if (src1 < 0) src1 = -src1;
1046: if (src2 < 0) src2 = -src2;
1.1.1.3 root 1047: mul_unsigned((uae_u32)src1,(uae_u32)src2,&dst_hi,&dst_lo);
1.1 root 1048: if (sign & 0x80000000) {
1049: dst_hi = ~dst_hi;
1050: dst_lo = -dst_lo;
1051: if (dst_lo == 0) dst_hi++;
1052: }
1.1.1.6 root 1053: SET_VFLG (0);
1054: SET_CFLG (0);
1055: SET_ZFLG (dst_hi == 0 && dst_lo == 0);
1056: SET_NFLG (((uae_s32)dst_hi) < 0);
1.1 root 1057: if (extra & 0x400)
1.1.1.2 root 1058: m68k_dreg(regs, extra & 7) = dst_hi;
1.1.1.3 root 1059: else if ((dst_hi != 0 || (dst_lo & 0x80000000) != 0)
1060: && ((dst_hi & 0xffffffff) != 0xffffffff
1061: || (dst_lo & 0x80000000) != 0x80000000))
1062: {
1.1.1.6 root 1063: SET_VFLG (1);
1.1 root 1064: }
1.1.1.2 root 1065: m68k_dreg(regs, (extra >> 12) & 7) = dst_lo;
1.1 root 1066: } else {
1067: /* unsigned */
1.1.1.3 root 1068: uae_u32 dst_lo,dst_hi;
1069:
1070: mul_unsigned(src,(uae_u32)m68k_dreg(regs, (extra >> 12) & 7),&dst_hi,&dst_lo);
1.1 root 1071:
1.1.1.6 root 1072: SET_VFLG (0);
1073: SET_CFLG (0);
1074: SET_ZFLG (dst_hi == 0 && dst_lo == 0);
1075: SET_NFLG (((uae_s32)dst_hi) < 0);
1.1 root 1076: if (extra & 0x400)
1.1.1.2 root 1077: m68k_dreg(regs, extra & 7) = dst_hi;
1.1 root 1078: else if (dst_hi != 0) {
1.1.1.6 root 1079: SET_VFLG (1);
1.1 root 1080: }
1.1.1.2 root 1081: m68k_dreg(regs, (extra >> 12) & 7) = dst_lo;
1.1 root 1082: }
1083: #endif
1084: }
1085: static char* ccnames[] =
1086: { "T ","F ","HI","LS","CC","CS","NE","EQ",
1087: "VC","VS","PL","MI","GE","LT","GT","LE" };
1088:
1.1.1.4 root 1089: void m68k_reset (void)
1.1 root 1090: {
1.1.1.14 root 1091: regs.kick_mask = 0x00F80000;
1092: regs.spcflags = 0;
1093: if (savestate_state == STATE_RESTORE) {
1094: m68k_setpc (regs.pc);
1095: /* MakeFromSR() must not swap stack pointer */
1096: regs.s = (regs.sr >> 13) & 1;
1097: MakeFromSR();
1098: /* set stack pointer */
1099: if (regs.s)
1100: m68k_areg(regs, 7) = regs.isp;
1101: else
1102: m68k_areg(regs, 7) = regs.usp;
1103: return;
1104: }
1105:
1.1.1.3 root 1106: m68k_areg (regs, 7) = get_long (0x00f80000);
1107: m68k_setpc (get_long (0x00f80004));
1108: fill_prefetch_0 ();
1.1 root 1109: regs.s = 1;
1110: regs.m = 0;
1111: regs.stopped = 0;
1112: regs.t1 = 0;
1113: regs.t0 = 0;
1.1.1.6 root 1114: SET_ZFLG (0);
1115: SET_XFLG (0);
1116: SET_CFLG (0);
1117: SET_VFLG (0);
1118: SET_NFLG (0);
1.1 root 1119: regs.intmask = 7;
1120: regs.vbr = regs.sfc = regs.dfc = 0;
1121: regs.fpcr = regs.fpsr = regs.fpiar = 0;
1122: }
1123:
1.1.1.4 root 1124: unsigned long REGPARAM2 op_illg (uae_u32 opcode)
1.1 root 1125: {
1.1.1.3 root 1126: uaecptr pc = m68k_getpc ();
1.1.1.4 root 1127:
1.1.1.3 root 1128: if (cloanto_rom && (opcode & 0xF100) == 0x7100) {
1129: m68k_dreg (regs, (opcode >> 9) & 7) = (uae_s8)(opcode & 0xFF);
1130: m68k_incpc (2);
1131: fill_prefetch_0 ();
1.1.1.4 root 1132: return 4;
1.1.1.3 root 1133: }
1134:
1135: compiler_flush_jsr_stack ();
1136: if (opcode == 0x4E7B && get_long (0x10) == 0 && (pc & 0xF80000) == 0xF80000) {
1.1.1.4 root 1137: write_log ("Your Kickstart requires a 68020 CPU. Giving up.\n");
1.1.1.3 root 1138: broken_in = 1;
1.1.1.12 root 1139: set_special (SPCFLAG_BRK);
1.1 root 1140: quit_program = 1;
1141: }
1.1.1.2 root 1142: if (opcode == 0xFF0D) {
1.1.1.3 root 1143: if ((pc & 0xF80000) == 0xF80000) {
1.1.1.2 root 1144: /* This is from the dummy Kickstart replacement */
1.1.1.3 root 1145: uae_u16 arg = get_iword (2);
1146: m68k_incpc (4);
1147: ersatz_perform (arg);
1148: fill_prefetch_0 ();
1.1.1.4 root 1149: return 4;
1.1.1.3 root 1150: } else if ((pc & 0xF80000) == 0xF00000) {
1.1.1.2 root 1151: /* User-mode STOP replacement */
1.1.1.3 root 1152: m68k_setstopped (1);
1.1.1.4 root 1153: return 4;
1.1.1.2 root 1154: }
1.1 root 1155: }
1.1.1.3 root 1156:
1157: if ((opcode & 0xF000) == 0xA000 && (pc & 0xF80000) == 0xF00000) {
1158: /* Calltrap. */
1159: m68k_incpc(2);
1160: call_calltrap (opcode & 0xFFF);
1161: fill_prefetch_0 ();
1.1.1.4 root 1162: return 4;
1.1.1.3 root 1163: }
1164:
1.1 root 1165: if ((opcode & 0xF000) == 0xF000) {
1166: Exception(0xB,0);
1.1.1.4 root 1167: return 4;
1.1 root 1168: }
1169: if ((opcode & 0xF000) == 0xA000) {
1.1.1.3 root 1170: if ((pc & 0xF80000) == 0xF00000) {
1171: /* Calltrap. */
1172: call_calltrap (opcode & 0xFFF);
1173: }
1174: Exception(0xA,0);
1.1.1.4 root 1175: return 4;
1.1 root 1176: }
1.1.1.12 root 1177: #if 1
1.1.1.4 root 1178: write_log ("Illegal instruction: %04x at %08lx\n", opcode, pc);
1.1.1.10 root 1179: #endif
1.1.1.3 root 1180: Exception (4,0);
1.1.1.4 root 1181: return 4;
1.1 root 1182: }
1183:
1.1.1.3 root 1184: void mmu_op(uae_u32 opcode, uae_u16 extra)
1.1 root 1185: {
1.1.1.12 root 1186: if ((opcode & 0xFE0) == 0x0500) {
1187: /* PFLUSH */
1188: mmusr = 0;
1189: write_log ("PFLUSH\n");
1190: } else if ((opcode & 0x0FD8) == 0x548) {
1191: /* PTEST */
1192: write_log ("PTEST\n");
1.1 root 1193: } else
1.1.1.3 root 1194: op_illg (opcode);
1.1 root 1195: }
1196:
1.1.1.4 root 1197: static int n_insns = 0, n_spcinsns = 0;
1.1 root 1198:
1.1.1.3 root 1199: static uaecptr last_trace_ad = 0;
1.1 root 1200:
1.1.1.7 root 1201: static void do_trace (void)
1.1 root 1202: {
1.1.1.11 root 1203: if (regs.t0 && currprefs.cpu_level >= 2) {
1.1.1.7 root 1204: uae_u16 opcode;
1205: /* should also include TRAP, CHK, SR modification FPcc */
1206: /* probably never used so why bother */
1207: /* We can afford this to be inefficient... */
1208: m68k_setpc (m68k_getpc ());
1209: fill_prefetch_0 ();
1210: opcode = get_word (regs.pc);
1211: if (opcode == 0x4e72 /* RTE */
1212: || opcode == 0x4e74 /* RTD */
1213: || opcode == 0x4e75 /* RTS */
1214: || opcode == 0x4e77 /* RTR */
1215: || opcode == 0x4e76 /* TRAPV */
1216: || (opcode & 0xffc0) == 0x4e80 /* JSR */
1217: || (opcode & 0xffc0) == 0x4ec0 /* JMP */
1218: || (opcode & 0xff00) == 0x6100 /* BSR */
1219: || ((opcode & 0xf000) == 0x6000 /* Bcc */
1220: && cctrue((opcode >> 8) & 0xf))
1221: || ((opcode & 0xf0f0) == 0x5050 /* DBcc */
1222: && !cctrue((opcode >> 8) & 0xf)
1223: && (uae_s16)m68k_dreg(regs, opcode & 7) != 0))
1224: {
1.1.1.4 root 1225: last_trace_ad = m68k_getpc ();
1.1.1.12 root 1226: unset_special (SPCFLAG_TRACE);
1227: set_special (SPCFLAG_DOTRACE);
1.1 root 1228: }
1.1.1.7 root 1229: } else if (regs.t1) {
1230: last_trace_ad = m68k_getpc ();
1.1.1.12 root 1231: unset_special (SPCFLAG_TRACE);
1232: set_special (SPCFLAG_DOTRACE);
1.1 root 1233: }
1234: }
1235:
1.1.1.7 root 1236:
1.1.1.3 root 1237: static int do_specialties (void)
1.1 root 1238: {
1.1.1.9 root 1239: if (regs.spcflags & SPCFLAG_COPPER)
1240: do_copper ();
1241:
1.1.1.3 root 1242: /*n_spcinsns++;*/
1243: while (regs.spcflags & SPCFLAG_BLTNASTY) {
1.1.1.13 root 1244: do_cycles (4 * CYCLE_UNIT);
1.1.1.9 root 1245: if (regs.spcflags & SPCFLAG_COPPER)
1246: do_copper ();
1.1.1.3 root 1247: }
1.1.1.9 root 1248:
1.1.1.3 root 1249: run_compiled_code();
1250: if (regs.spcflags & SPCFLAG_DOTRACE) {
1.1.1.4 root 1251: Exception (9,last_trace_ad);
1.1.1.3 root 1252: }
1253: while (regs.spcflags & SPCFLAG_STOP) {
1.1.1.13 root 1254: do_cycles (4 * CYCLE_UNIT);
1.1.1.9 root 1255: if (regs.spcflags & SPCFLAG_COPPER)
1256: do_copper ();
1.1.1.3 root 1257: if (regs.spcflags & (SPCFLAG_INT | SPCFLAG_DOINT)){
1.1.1.4 root 1258: int intr = intlev ();
1.1.1.12 root 1259: unset_special (SPCFLAG_INT | SPCFLAG_DOINT);
1.1.1.3 root 1260: if (intr != -1 && intr > regs.intmask) {
1.1.1.4 root 1261: Interrupt (intr);
1.1.1.3 root 1262: regs.stopped = 0;
1.1.1.12 root 1263: unset_special (SPCFLAG_STOP);
1.1.1.2 root 1264: }
1.1.1.3 root 1265: }
1266: }
1.1.1.7 root 1267: if (regs.spcflags & SPCFLAG_TRACE)
1268: do_trace ();
1.1.1.4 root 1269:
1.1.1.3 root 1270: if (regs.spcflags & SPCFLAG_DOINT) {
1.1.1.4 root 1271: int intr = intlev ();
1.1.1.12 root 1272: unset_special (SPCFLAG_DOINT);
1.1.1.3 root 1273: if (intr != -1 && intr > regs.intmask) {
1.1.1.4 root 1274: Interrupt (intr);
1.1.1.3 root 1275: regs.stopped = 0;
1276: }
1277: }
1278: if (regs.spcflags & SPCFLAG_INT) {
1.1.1.12 root 1279: unset_special (SPCFLAG_INT);
1280: set_special (SPCFLAG_DOINT);
1.1.1.3 root 1281: }
1.1.1.4 root 1282: if (regs.spcflags & (SPCFLAG_BRK | SPCFLAG_MODE_CHANGE)) {
1.1.1.12 root 1283: unset_special (SPCFLAG_BRK | SPCFLAG_MODE_CHANGE);
1.1.1.3 root 1284: return 1;
1.1.1.2 root 1285: }
1.1.1.3 root 1286: return 0;
1.1.1.2 root 1287: }
1288:
1.1.1.8 root 1289: /* It's really sad to have two almost identical functions for this, but we
1290: do it all for performance... :( */
1.1.1.4 root 1291: static void m68k_run_1 (void)
1.1.1.2 root 1292: {
1.1.1.12 root 1293: #ifdef DEBUG_PREFETCH
1294: uae_u8 saved_bytes[20];
1295: uae_u16 *oldpcp;
1296: #endif
1.1.1.3 root 1297: for (;;) {
1.1.1.4 root 1298: int cycles;
1.1.1.8 root 1299: uae_u32 opcode = get_iword_prefetch (0);
1.1.1.12 root 1300: #ifdef DEBUG_PREFETCH
1.1.1.8 root 1301: if (get_ilong (0) != do_get_mem_long (®s.prefetch)) {
1.1.1.12 root 1302: fprintf (stderr, "Prefetch differs from memory.\n");
1.1.1.8 root 1303: debugging = 1;
1304: return;
1305: }
1.1.1.12 root 1306: oldpcp = regs.pc_p;
1307: memcpy (saved_bytes, regs.pc_p, 20);
1.1.1.8 root 1308: #endif
1309: /* assert (!regs.stopped && !(regs.spcflags & SPCFLAG_STOP)); */
1310: /* regs_backup[backup_pointer = (backup_pointer + 1) % 16] = regs;*/
1311: #if COUNT_INSTRS == 2
1312: if (table68k[opcode].handler != -1)
1313: instrcount[table68k[opcode].handler]++;
1314: #elif COUNT_INSTRS == 1
1315: instrcount[opcode]++;
1316: #endif
1317: #if defined X86_ASSEMBLY
1318: __asm__ __volatile__("\tcall *%%ebx"
1319: : "=&a" (cycles) : "b" (cpufunctbl[opcode]), "0" (opcode)
1320: : "%edx", "%ecx",
1321: "%esi", "%edi", "%ebp", "memory", "cc");
1322: #else
1323: cycles = (*cpufunctbl[opcode])(opcode);
1324: #endif
1.1.1.12 root 1325: #ifdef DEBUG_PREFETCH
1326: if (memcmp (saved_bytes, oldpcp, 20) != 0) {
1327: fprintf (stderr, "Self-modifying code detected.\n");
1328: set_special (SPCFLAG_BRK);
1329: debugging = 1;
1330: }
1331: #endif
1.1.1.8 root 1332: /*n_insns++;*/
1333: cycles &= cycles_mask;
1334: cycles |= cycles_val;
1335: do_cycles (cycles);
1336: if (regs.spcflags) {
1337: if (do_specialties ())
1338: return;
1339: }
1340: }
1341: }
1342:
1.1.1.12 root 1343: #define DEBUG_PREFETCH
1344:
1.1.1.8 root 1345: /* Same thing, but don't use prefetch to get opcode. */
1346: static void m68k_run_2 (void)
1347: {
1348: for (;;) {
1349: int cycles;
1350: uae_u32 opcode = get_iword (0);
1.1.1.12 root 1351:
1.1.1.2 root 1352: /* assert (!regs.stopped && !(regs.spcflags & SPCFLAG_STOP)); */
1353: /* regs_backup[backup_pointer = (backup_pointer + 1) % 16] = regs;*/
1.1.1.3 root 1354: #if COUNT_INSTRS == 2
1.1.1.8 root 1355: if (table68k[opcode].handler != -1)
1356: instrcount[table68k[opcode].handler]++;
1.1.1.3 root 1357: #elif COUNT_INSTRS == 1
1.1.1.2 root 1358: instrcount[opcode]++;
1359: #endif
1.1.1.8 root 1360: #if defined X86_ASSEMBLY
1.1.1.3 root 1361: __asm__ __volatile__("\tcall *%%ebx"
1.1.1.4 root 1362: : "=&a" (cycles) : "b" (cpufunctbl[opcode]), "0" (opcode)
1.1.1.3 root 1363: : "%edx", "%ecx",
1364: "%esi", "%edi", "%ebp", "memory", "cc");
1.1.1.2 root 1365: #else
1.1.1.4 root 1366: cycles = (*cpufunctbl[opcode])(opcode);
1.1.1.2 root 1367: #endif
1.1.1.12 root 1368:
1.1.1.2 root 1369: /*n_insns++;*/
1.1.1.4 root 1370: cycles &= cycles_mask;
1371: cycles |= cycles_val;
1372: do_cycles (cycles);
1.1.1.2 root 1373: if (regs.spcflags) {
1.1.1.4 root 1374: if (do_specialties ())
1.1 root 1375: return;
1376: }
1377: }
1378: }
1379:
1380: #ifdef X86_ASSEMBLY
1.1.1.9 root 1381: STATIC_INLINE void m68k_run1 (void (*func)(void))
1.1 root 1382: {
1383: /* Work around compiler bug: GCC doesn't push %ebp in m68k_run_1. */
1.1.1.8 root 1384: __asm__ __volatile__ ("pushl %%ebp\n\tcall *%0\n\tpopl %%ebp"
1385: : : "r" (func) : "%eax", "%edx", "%ecx", "memory", "cc");
1.1 root 1386: }
1.1.1.2 root 1387: #else
1.1.1.13 root 1388: #define m68k_run1(F) (F) ()
1.1.1.2 root 1389: #endif
1390:
1.1.1.3 root 1391: int in_m68k_go = 0;
1.1 root 1392:
1.1.1.4 root 1393: void m68k_go (int may_quit)
1.1 root 1394: {
1.1.1.3 root 1395: if (in_m68k_go || !may_quit) {
1.1.1.4 root 1396: write_log ("Bug! m68k_go is not reentrant.\n");
1397: abort ();
1.1.1.3 root 1398: }
1.1.1.4 root 1399:
1400: reset_frame_rate_hack ();
1401: update_68k_cycles ();
1402:
1.1.1.3 root 1403: in_m68k_go++;
1404: for (;;) {
1405: if (quit_program > 0) {
1406: if (quit_program == 1)
1.1 root 1407: break;
1.1.1.3 root 1408: quit_program = 0;
1.1.1.4 root 1409: m68k_reset ();
1410: reset_all_systems ();
1411: customreset ();
1.1.1.14 root 1412: /* We may have been restoring state, but we're done now. */
1413: savestate_restore_finish ();
1414: handle_active_events ();
1.1 root 1415: }
1.1.1.14 root 1416:
1.1.1.3 root 1417: if (debugging)
1.1.1.4 root 1418: debug ();
1.1.1.8 root 1419: m68k_run1 (currprefs.cpu_compatible ? m68k_run_1 : m68k_run_2);
1.1 root 1420: }
1.1.1.3 root 1421: in_m68k_go--;
1.1 root 1422: }
1423:
1.1.1.4 root 1424: static void m68k_verify (uaecptr addr, uaecptr *nextpc)
1.1 root 1425: {
1.1.1.3 root 1426: uae_u32 opcode, val;
1427: struct instr *dp;
1428:
1429: opcode = get_iword_1(0);
1430: last_op_for_exception_3 = opcode;
1431: m68kpc_offset = 2;
1432:
1.1.1.8 root 1433: if (cpufunctbl[opcode] == op_illg_1) {
1.1.1.3 root 1434: opcode = 0x4AFC;
1435: }
1436: dp = table68k + opcode;
1437:
1438: if (dp->suse) {
1439: if (!verify_ea (dp->sreg, dp->smode, dp->size, &val)) {
1440: Exception (3, 0);
1441: return;
1442: }
1443: }
1444: if (dp->duse) {
1445: if (!verify_ea (dp->dreg, dp->dmode, dp->size, &val)) {
1446: Exception (3, 0);
1447: return;
1448: }
1449: }
1450: }
1451:
1.1.1.11 root 1452: void m68k_disasm (FILE *f, uaecptr addr, uaecptr *nextpc, int cnt)
1.1.1.3 root 1453: {
1454: uaecptr newpc = 0;
1.1.1.4 root 1455: m68kpc_offset = addr - m68k_getpc ();
1456: while (cnt-- > 0) {
1.1 root 1457: char instrname[20],*ccpt;
1458: int opwords;
1.1.1.3 root 1459: uae_u32 opcode;
1.1 root 1460: struct mnemolookup *lookup;
1461: struct instr *dp;
1.1.1.11 root 1462: fprintf (f, "%08lx: ", m68k_getpc () + m68kpc_offset);
1.1.1.3 root 1463: for (opwords = 0; opwords < 5; opwords++){
1.1.1.11 root 1464: fprintf (f, "%04x ", get_iword_1 (m68kpc_offset + opwords*2));
1.1 root 1465: }
1.1.1.4 root 1466: opcode = get_iword_1 (m68kpc_offset);
1.1.1.3 root 1467: m68kpc_offset += 2;
1.1.1.8 root 1468: if (cpufunctbl[opcode] == op_illg_1) {
1.1 root 1469: opcode = 0x4AFC;
1470: }
1471: dp = table68k + opcode;
1472: for (lookup = lookuptab;lookup->mnemo != dp->mnemo; lookup++)
1473: ;
1.1.1.3 root 1474:
1.1.1.4 root 1475: strcpy (instrname, lookup->name);
1476: ccpt = strstr (instrname, "cc");
1.1 root 1477: if (ccpt != 0) {
1.1.1.4 root 1478: strncpy (ccpt, ccnames[dp->cc], 2);
1.1 root 1479: }
1.1.1.11 root 1480: fprintf (f, "%s", instrname);
1.1.1.3 root 1481: switch (dp->size){
1.1.1.11 root 1482: case sz_byte: fprintf (f, ".B "); break;
1483: case sz_word: fprintf (f, ".W "); break;
1484: case sz_long: fprintf (f, ".L "); break;
1485: default: fprintf (f, " "); break;
1.1 root 1486: }
1487:
1488: if (dp->suse) {
1.1.1.4 root 1489: newpc = m68k_getpc () + m68kpc_offset;
1.1.1.11 root 1490: newpc += ShowEA (f, dp->sreg, dp->smode, dp->size, 0);
1.1 root 1491: }
1492: if (dp->suse && dp->duse)
1.1.1.11 root 1493: fprintf (f, ",");
1.1 root 1494: if (dp->duse) {
1.1.1.4 root 1495: newpc = m68k_getpc () + m68kpc_offset;
1.1.1.11 root 1496: newpc += ShowEA (f, dp->dreg, dp->dmode, dp->size, 0);
1.1 root 1497: }
1498: if (ccpt != 0) {
1499: if (cctrue(dp->cc))
1.1.1.11 root 1500: fprintf (f, " == %08lx (TRUE)", newpc);
1.1.1.3 root 1501: else
1.1.1.11 root 1502: fprintf (f, " == %08lx (FALSE)", newpc);
1.1 root 1503: } else if ((opcode & 0xff00) == 0x6100) /* BSR */
1.1.1.11 root 1504: fprintf (f, " == %08lx", newpc);
1505: fprintf (f, "\n");
1.1 root 1506: }
1.1.1.4 root 1507: if (nextpc)
1508: *nextpc = m68k_getpc () + m68kpc_offset;
1.1 root 1509: }
1510:
1.1.1.11 root 1511: void m68k_dumpstate (FILE *f, uaecptr *nextpc)
1.1 root 1512: {
1513: int i;
1.1.1.3 root 1514: for (i = 0; i < 8; i++){
1.1.1.11 root 1515: fprintf (f, "D%d: %08lx ", i, m68k_dreg(regs, i));
1516: if ((i & 3) == 3) fprintf (f, "\n");
1.1.1.3 root 1517: }
1518: for (i = 0; i < 8; i++){
1.1.1.11 root 1519: fprintf (f, "A%d: %08lx ", i, m68k_areg(regs, i));
1520: if ((i & 3) == 3) fprintf (f, "\n");
1.1 root 1521: }
1.1.1.2 root 1522: if (regs.s == 0) regs.usp = m68k_areg(regs, 7);
1523: if (regs.s && regs.m) regs.msp = m68k_areg(regs, 7);
1524: if (regs.s && regs.m == 0) regs.isp = m68k_areg(regs, 7);
1.1.1.11 root 1525: fprintf (f, "USP=%08lx ISP=%08lx MSP=%08lx VBR=%08lx\n",
1526: regs.usp,regs.isp,regs.msp,regs.vbr);
1527: fprintf (f, "T=%d%d S=%d M=%d X=%d N=%d Z=%d V=%d C=%d IMASK=%d\n",
1528: regs.t1, regs.t0, regs.s, regs.m,
1529: GET_XFLG, GET_NFLG, GET_ZFLG, GET_VFLG, GET_CFLG, regs.intmask);
1.1.1.3 root 1530: for (i = 0; i < 8; i++){
1.1.1.11 root 1531: fprintf (f, "FP%d: %g ", i, regs.fp[i]);
1532: if ((i & 3) == 3) fprintf (f, "\n");
1.1 root 1533: }
1.1.1.11 root 1534: fprintf (f, "N=%d Z=%d I=%d NAN=%d\n",
1535: (regs.fpsr & 0x8000000) != 0,
1536: (regs.fpsr & 0x4000000) != 0,
1537: (regs.fpsr & 0x2000000) != 0,
1538: (regs.fpsr & 0x1000000) != 0);
1.1.1.3 root 1539: if (currprefs.cpu_compatible)
1.1.1.11 root 1540: fprintf (f, "prefetch %08lx\n", (unsigned long)do_get_mem_long(®s.prefetch));
1.1.1.3 root 1541:
1.1.1.11 root 1542: m68k_disasm (f, m68k_getpc (), nextpc, 1);
1.1.1.4 root 1543: if (nextpc)
1.1.1.11 root 1544: fprintf (f, "next PC: %08lx\n", *nextpc);
1.1 root 1545: }
1.1.1.14 root 1546:
1547:
1548: /* CPU save/restore code */
1549:
1550: #define CPUTYPE_EC 1
1551: #define CPUMODE_HALT 1
1552:
1553: uae_u8 *restore_cpu (uae_u8 *src)
1554: {
1555: int i,model,flags;
1556: uae_u32 l;
1557:
1558: model = restore_u32();
1559: switch (model) {
1560: case 68000:
1561: currprefs.cpu_level = 0;
1562: break;
1563: case 68010:
1564: currprefs.cpu_level = 1;
1565: break;
1566: case 68020:
1567: currprefs.cpu_level = 2;
1568: break;
1569: default:
1570: write_log ("Unknown cpu type %d\n", model);
1571: break;
1572: }
1573:
1574: flags = restore_u32();
1575: currprefs.address_space_24 = 0;
1576: if (flags & CPUTYPE_EC)
1577: currprefs.address_space_24 = 1;
1578: for (i = 0; i < 15; i++)
1579: regs.regs[i] = restore_u32 ();
1580: regs.pc = restore_u32 ();
1581: regs.prefetch = restore_u32 ();
1582: regs.usp = restore_u32 ();
1583: regs.isp = restore_u32 ();
1584: regs.sr = restore_u16 ();
1585: l = restore_u32();
1586: if (l & CPUMODE_HALT)
1587: regs.stopped = 1;
1588: else
1589: regs.stopped = 0;
1590: if (model >= 68010) {
1591: regs.dfc = restore_u32 ();
1592: regs.sfc = restore_u32 ();
1593: regs.vbr = restore_u32 ();
1594: }
1595: if (model >= 68020) {
1596: caar = restore_u32 ();
1597: cacr = restore_u32 ();
1598: regs.msp = restore_u32 ();
1599: }
1600: write_log ("CPU %d%s%03d, PC=%08.8X\n",
1601: model/1000, flags & 1 ? "EC" : "", model % 1000, regs.pc);
1602:
1603: return src;
1604: }
1605:
1606: static int cpumodel[] = { 68000, 68010, 68020, 68020 };
1607:
1608: uae_u8 *save_cpu (int *len)
1609: {
1610: uae_u8 *dstbak,*dst;
1611: int model,i;
1612:
1613: dstbak = dst = malloc(4+4+15*4+4+4+4+4+2+4+4+4+4+4+4+4);
1614: model = cpumodel[currprefs.cpu_level];
1615: save_u32 (model); /* MODEL */
1616: save_u32 (currprefs.address_space_24 ? 1 : 0); /* FLAGS */
1617: for(i = 0;i < 15; i++) save_u32 (regs.regs[i]); /* D0-D7 A0-A6 */
1618: save_u32 (m68k_getpc ()); /* PC */
1619: save_u32 (regs.prefetch); /* prefetch */
1620: MakeSR ();
1621: save_u32 (!regs.s ? regs.regs[15] : regs.usp); /* USP */
1622: save_u32 (regs.s ? regs.regs[15] : regs.isp); /* ISP */
1623: save_u16 (regs.sr); /* SR/CCR */
1624: save_u32 (regs.stopped ? CPUMODE_HALT : 0); /* flags */
1625: if(model >= 68010) {
1626: save_u32 (regs.dfc); /* DFC */
1627: save_u32 (regs.sfc); /* SFC */
1628: save_u32 (regs.vbr); /* VBR */
1629: }
1630: if(model >= 68020) {
1631: save_u32 (caar); /* CAAR */
1632: save_u32 (cacr); /* CACR */
1633: save_u32 (regs.msp); /* MSP */
1634: }
1635: *len = dst - dstbak;
1636: return dstbak;
1637: }
This archive runs on limited infrastructure. Preserving old code on modern bandwidth. Automated agents are requested to crawl responsibly.